Specifications

smartModule Express SMX945 / Diagnostics
www.kontron.com 41
Checkpoint Description
C2 Set up boot strap processor for POST.
C5 Enumerate and set up application processors.
C6 Re-enable cache for boot strap processor.
C7 Early CPU Init Exit.
0A Initializes the 8042 compatible Keyboard Controller.
0B Detects the presence of PS/2 mouse.
0C Detects the presence of Keyboard in KBC port.
0E
Testing and initialization of different Input Devices. Also, update the Kernel Variables.
Traps the INT09h vector, so that the POST INT09h handler gets control for IRQ1.
Uncompress all available language, BIOS logo, and Silent logo modules.
13 Early POST initialization of chipset registers.
20 Relocate System Management Interrupt vector for all CPUs in the system.
24
Uncompress and initialize any platform specific BIOS modules.
GPNV is initialized at this checkpoint.
2A Initializes different devices through DIM. See section 8.1.5 for more information.
2C
Initializes different devices.
Detects and initializes the video installed in the system that have optional ROMs.
2E Initializes all the output devices.
31
Allocate memory for ADM module and uncompress it. Give control module for initialization.
Initialize language and font modules. Activate ADM module.
33 Initializes the silent boot module. Set the window for displaying information.
37 Displaying sign-on message, CPU information, setup key message, OEM specific information.
38 Initializes different devices through DIM. See section 8.1.5 for more information. USB controllers at this point.
39 Initializes DMAC-1 & DMAC-2.
3A Initialize RTC date/time.
3B
Test for total memory installed in the system. Also, check for keys to limit memory test.
Display total memory in the system.
3C Mid POST initialization of chipset registers.
40
Detect different devices (parallel ports, serial ports, coprocessor CPU, etc.) successfully installed in the system
and update EBDA, etc.
52
Updates CMOS memory size from memory found in memory for Extended BIOS Data Area from base memory.
Programming the memory hole or any kind of implementation that needs in system RAM size if needed.
60 Initializes NUM-LOCK status and programs the KBD typematic.
75 Initialize Int-13 and prepare for IPL detection.
78 Initializes IPL devices controlled by BIOS and option ROMs.
7C Generate and write contents of ESCD in NVRam.
84 Log errors encountered during POST.
85 Display errors to the user and gets the user response for error.
87 Execute BIOS setup if needed / requested. Check boot password if installed.
8C Late POST initialization of chipset registers.
8D Build ACPI tables (if ACPI is supported).
8E Program the peripheral parameters. Enable/Disable NMI as selected.
90
Initialization of system management interrupt by invoking all handlers.
Please note this checkpoint comes right after checkpoint 20h
A1 Clean-up work needed before booting to OS.
A2
Takes care of runtime image preparation for different BIOS modules.
Fill the free area in F000h segment with 0FFh. Initializes the Microsoft IRQ Routing Table.
Prepares the runtime language module. Disables the system configuration display if needed.
A4 Initialize runtime language module. Display boot option popup menu.
A7
Displays the system configuration screen if enabled.
Initialize the CPUs before boot, which includes the programming of the MTRRs.
A9 Wait for user input at config display if needed.
AA Uninstall POST INT1Ch vector and INT09h vector.
AB Prepare BBS for Int 19 boot. Init MP tables.
AC End of POST initialization of chipset registers. De-initializes the ADM module.
B1 Save system context for ACPI. Prepare CPU for OS boot including final MTRR values.
00 Passes control to OS Loader (typically INT19h).
8.1.4 OEM POST Error Checkpoints
Checkpoints from the range 61h to 70h are reserved for chipset vendors and system manufacturers. The error
associated with this value may be different from one platform to the next.