User`s guide

Chapter 1. Overview
EK–KZPBA–UG. B01 1–3
PCI Bus Interface
Up to 132 MB/sec data transfer rate on the PCI bus
PCI single and dual address cycles support
PCI bus address and data parity generation
PCI bus master for data transfer
SCSI-3 Implementation
Concurrent support for asynchronous, Fast SCSI synchronous, and Ultra SCSI
synchronous devices
Concurrent support for 8- and 16-bit SCSI devices
Scatter/Gather
Disconnect/Reconnect
Fully multithreading/multitasking
68-pin high density external connector
One 68-pin high density and one 50-pin internal connectors
Tagged Queuing
Support of multiple LUNs
SCSI termination power control
Parity handling in Data, Message, Status, Selection/Reselection, and
Command phases
Active negation
Maximum Off-loading of Host CPU Requirements
Onboard RISC and SCSI executive processors automates SCSI processing
Low SCSI processing overhead
Bus Master DMA implementation
Task scheduling and message-based communication