Technical data

7.17 Developer Bias FIP
• P/J81 connector that connects the erase board to P/J36 of the DC
control board.
Figure 7–7 Developer Bias Connector
1
MLO-006679
7–22 Image Defects FIPs