User`s guide

3.6.2 System Clock Distribution
Figure 3–9 shows the primary clock distribution network for both phase-locked
loop (PLL) devices. The major module clock, sysclkout1, is developed by the
21064A. It is sent to U39, a PLL clock device (AMCC S4402).
3–26 Functional Description