Manual
NetFPGA-1G-CML™ Board Reference Manual
NET qdriip_q[14]
LOC = AA20
IOSTANDARD = HSTL_I_DCI;
NET qdriip_q[15]
LOC = AD20
IOSTANDARD = HSTL_I_DCI;
NET qdriip_q[16]
LOC = AC17
IOSTANDARD = HSTL_I_DCI;
NET qdriip_q[17]
LOC = AB17
IOSTANDARD = HSTL_I_DCI;
NET qdriip_sa[0]
LOC = AC9
IOSTANDARD = HSTL_I;
NET qdriip_sa[1]
LOC = AF7
IOSTANDARD = HSTL_I;
NET qdriip_sa[2]
LOC = AA9
IOSTANDARD = HSTL_I;
NET qdriip_sa[3]
LOC = AD8
IOSTANDARD = HSTL_I;
NET qdriip_sa[4]
LOC = AC8
IOSTANDARD = HSTL_I;
NET qdriip_sa[5]
LOC = AB7
IOSTANDARD = HSTL_I;
NET qdriip_sa[6]
LOC = AB12
IOSTANDARD = HSTL_I;
NET qdriip_sa[7]
LOC = AD13
IOSTANDARD = HSTL_I;
NET qdriip_sa[8] LOC = AC11 IOSTANDARD = HSTL_I;
NET qdriip_sa[9] LOC = AC12 IOSTANDARD = HSTL_I;
NET qdriip_sa[10]
LOC = Y12
IOSTANDARD = HSTL_I;
NET qdriip_sa[11]
LOC = AB11
IOSTANDARD = HSTL_I;
NET qdriip_sa[12]
LOC = AB10
IOSTANDARD = HSTL_I;
NET qdriip_sa[13]
LOC = AA13
IOSTANDARD = HSTL_I;
NET qdriip_sa[14]
LOC = AC13
IOSTANDARD = HSTL_I;
NET qdriip_sa[15]
LOC = Y13
IOSTANDARD = HSTL_I;
NET qdriip_sa[16] LOC = AA12 IOSTANDARD = HSTL_I;
NET qdriip_sa[17]
LOC = AA10
IOSTANDARD = HSTL_I;
NET qdriip_sa[18] LOC = AB9 IOSTANDARD = HSTL_I;
NET qdriip_w_n
LOC = AD9
IOSTANDARD = HSTL_I;
NET qdriip_r_n
LOC = AE7
IOSTANDARD = HSTL_I;
NET qdriip_dll_off_n
LOC = AC7
IOSTANDARD = HSTL_I;
NET qdriip_bw_n[0] LOC = W11 IOSTANDARD = HSTL_I;
NET qdriip_bw_n[1]
LOC = V11
IOSTANDARD = HSTL_I;
NET qdriip_cq_p[0]
LOC = AB16
IOSTANDARD = HSTL_I_DCI;
NET qdriip_cq_n[0]
LOC = AC18
IOSTANDARD = HSTL_I_DCI;
NET qdriip_qvld[0]
LOC = AA19
IOSTANDARD = HSTL_I_DCI;
NET qdriip_k_p[0] LOC = AE12 IOSTANDARD = DIFF_HSTL_I;
NET qdriip_k_n[0]
LOC = AF12
IOSTANDARD = DIFF_HSTL_I;
Copyright Digilent, Inc. All rights reserved.
Other product and company names mentioned may be trademarks of their respective owners.
Page 16 of 26