FMC-CE Hardware User Guide UG-FMC-CE (v1.
Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.
Contents About This Guide ........................................................................................................................................................1 FMC-CE Card ...............................................................................................................................................................1 Overview.......................................................................................................................................................
About This Guide The purpose is of this document is to convey the necessary information to the designer to successfully use the capabilities of the FMC-CE I/O expansion card. Each feature is independently described and contains a connection table. This table includes the name of the signal, its location on the FMC, the voltage at which it must be programmed by the FPGA, and a brief description of its function.
4) Rosetta pattern of 5 LEDs, co-located with the push button switches 5) A Rotary/push-button switch 6) An LCD display (2x16). 7) Headphone jack (7a), speaker jack (7b) with a volume control (7c). 8) 4 SMA connectors 9) 2 Digilent dual PMOD connectors (9a), 1 Digilent single PMOD connector (9b) Detailed Description 1. 8 Slide switches: One side of each of the eight slide switches is tied to GND, while the other side is pulled up to 2.5V.
Figure 3. Schematic of LEDs for Both the Linear Array and Rosetta Array Signal Name LED linear 0 Pin D27 Voltage any LED linear 1 LED linear 2 LED linear 3 LED linear 4 LED linear 5 LED linear 6 LED linear 7 D26 C26 D24 D23 C23 C22 D21 any any any any any any any Description Voltage must be sufficient to cross the “on” threshold – need to verify, as this might be changed from “any” to >= some voltage. Table 2.
3. The 5 buttons are pulled to GND through a 10K resistor and pulled up to 2.5 V when pressed. When not pressed the button is pulled up to 2.5V. A series resister (10K Ohms) bleeds off excess voltage if the FPGA is programmed to an IO standard below 2.5V. These are marked BTN0-4. Figure 4. Schematic for Buttons Signal Name Button 0 Button 1 Button 2 Button 3 Button 4 Pin H14 Voltage 2.5V Description Center 2.5V 2.5V 2.5V 2.
Signal Name LED Rosetta 1 LED Rosetta 2 LED Rosetta 3 LED Rosetta 4 Pin G16 G19 H17 G13 Voltage any any any any Description West North East South Table 4. FMC Connections for LEDs Adjacent to Push Buttons 5. Rotary Push-button LED linear labeled ROT-1 Figure 5. Rotary Switch Schematic Signal Name Rot-A Rot-B Rot-Switch Pin G21 H19 H20 Voltage 2.5V 2.5V 2.5V Description Reference waveform Quadrature waveform Activated by pressing the knob Table 5. Rotary Switch FMC Connections 6.
Signal Name LCD Data 3 LCD Data 4 Pin G24 G25 Voltage 2.5V 2.5V LCD Data 5 LCD Data 6 LCD Data 7 H25 H26 G27 2.5V 2.5V 2.5V LCD - RS C19 2.5V LCD – R/W LCD – E D20 C18 2.5V 2.5V Description As above Four high order bi-directional tristate data bus pins. Used for data transfer and receive between the MPU and the ST7066. As above As above As above. Additionally DB7 can be used as a busy flag. Register Select. 0: Instruction register (for write) and busy flag and address counter for read.
Signal Name Audio DAC sync right Pin G36 Voltage 2.5V Description Marks start of data frame Table 7. Audio FMC Connections 8. There are 4 SMA audio connectors J1 through J4. The silkscreen calls out the positive and negative sides for Rx and Tx, however, these are straight through connections to the FMC, which allows the designer to use them as he/she sees fit. Figure 6.
Leftmost PMOD connector (dual) Signal Name PMOD-JA-1 PMOD-JA-2 Pin H11 H10 Voltage 2.5V 2.5V Description I/O I/O PMOD-JA-3 H8 2.5V I/O PMOD-JA-4 H7 2.5V I/O PMOD-JA-5 -- -- Ground PMOD-JA-6 -- -- 3.3V Power PMOD-JA-7 G10 2.5V I/O PMOD-JA-8 G9 2.5V I/O PMOD-JA-9 G7 2.5V I/O PMOD-JA-10 G6 2.5V I/O PMOD-JA-11 -- -- Ground PMOD-JA-12 -- -- 3.3V Power Table 9. Leftmost PMOD FMC Connections Center PMOD connector (dual) Signal Name PMOD-JB-1 Pin D14 Voltage 2.
Signal Name PMOD-JB-11 Pin -- Voltage Gnd Description Ground PMOD-JB-12 -- -- 3.3V Power Table 10. Center PMOD FMC Connection Rightmost PMOD connector (single) Signal Name PMOD-JC-1 Pin D18 Voltage 2.5V Description I/O PMOD-JC-2 D17 2.5V I/O PMOD-JC-3 D15 2.5V I/O PMOD-JC-4 C15 2.5V I/O PMOD-JC-5 -- -- Ground PMOD-JC-6 -- -- 3.3V Power Table 11.
Appendix A: UCF for SP605 # # User Constraint File for FMC-CE card when attached to a Xilinx SP605 # pin locations only! # # 2/19/2010 # # # Device # spartan6 xc6slx45t fgg484 SPEED_GRADE = -2 ?ES silicon boards? # spartan6 xc6slx45t fgg484 SPEED_GRADE = -3 ?production silicon boards? # # *** peripherals *** # # LCD NET "LCD_data_pins<0>" NET "LCD_data_pins<1>" NET "LCD_data_pins<2>" NET "LCD_data_pins<3>" NET "LCD_data_pins<4>" NET "LCD_data_pins<5>" NET "LCD_data_pins<6>" NET "LCD_data_pins<7>" NET "LCD_d
# rosetta buttons (5) NET "button_pins<0>" LOC = "A2"; # CONN_BUT0 - center NET "button_pins<1>" LOC = "H13"; # CONN_BUT1 - west NET "button_pins<2>" LOC = "C5"; # CONN_BUT2 - north NET "button_pins<3>" LOC = "B2"; # CONN_BUT3 - east NET "button_pins<4>" LOC = "B20"; # CONN_BUT4 - south NET "button_pins<*>" IOSTANDARD = LVCMOS25 # CONN_BUT-all # slide switches (8) NET "switch_pins<0>" LOC = "U16"; # CONN_SLDSW0 - rightmost NET "switch_pins<1>" LOC = "AB16"; # CONN_SLDSW1 NET "switch_pins<2>" LOC = "AA16"; #
NET "AUX_JB<7>" LOC="H10"; NET "AUX_JB<8>" LOC="C4"; NET "AUX_JB<9>" LOC="D4"; NET "AUX_JB<10>" LOC="F14"; NET "AUX_JB<*>" IOSTANDARD = LVCMOS25; # Aux I/O 4 bit 1 x 4 connector JC NET "AUX_JC<1>" LOC="F17"; NET "AUX_JC<2>" LOC="G16"; NET "AUX_JC<3>" LOC="F8"; NET "AUX_JC<4>" LOC="H11"; NET "AUX_JC<*>" IOSTANDARD = LVCMOS25; 12
Appendix B: UCF for ML605 As there are two FMC connectors on the board: J63 and J64, there are two possible connections for each signal, depending on which connector the FMC-CE is plugged in to.
NET "LED_rosetta_pins<2>" LOC = "B33"; # CONN_BUT_LED2 - north NET "LED_rosetta_pins<3>" LOC = "D32"; # CONN_BUT_LED3 - east NET "LED_rosetta_pins<4>" LOC = "K29"; # CONN_BUT_LED4 - south NET "LED_rosetta_pins<*>" IOSTANDARD = LVCMOS25 # CONN_BUT-all # rosetta buttons (5) NET "button_pins<0>" LOC = "H32"; # CONN_BUT0 - center NET "button_pins<1>" LOC = "E32"; # CONN_BUT1 - west NET "button_pins<2>" LOC = "A33"; # CONN_BUT2 - north NET "button_pins<3>" LOC = "G32"; # CONN_BUT3 - east NET "button_pins<4>" LOC
# Aux I/O 8 bit 2 x 4 connector JB NET "AUX_JB<1>" LOC="L25"; NET "AUX_JB<2>" LOC="H33"; NET "AUX_JB<3>" LOC="J34"; NET "AUX_JB<4>" LOC="E31"; NET "AUX_JB<7>" LOC="F30"; NET "AUX_JB<8>" LOC="H34"; NET "AUX_JB<9>" LOC="K33"; NET "AUX_JB<10>" LOC="F31"; NET "AUX_JB<*>" IOSTANDARD = LVCMOS25; # Aux I/O 4 bit 1 x 4 connector JC NET "AUX_JC<1>" LOC="C34"; NET "AUX_JC<2>" LOC="D34"; NET "AUX_JC<3>" LOC="L26"; NET "AUX_JC<4>" LOC="G30"; NET "AUX_JC<*>" IOSTANDARD = LVCMOS25; # SMA connector NET “DIFSIG_1_p” LOC =
NET "LCD_data_pins<5>" NET "LCD_data_pins<6>" NET "LCD_data_pins<7>" NET "LCD_data_pins<*>" LOC = "AN29"; LOC = "AP29"; LOC = "AN28"; IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW; NET "LCD_E_pin" LOC = "AN19" | PULLDOWN | IOSTANDARD = LVCMOS25; NET "LCD_RS_pin" LOC = "AN20" | IOSTANDARD = LVCMOS25; NET "LCD_RW_pin" LOC = "AN27" | IOSTANDARD = LVCMOS25; # linear LEDs (8) NET "LED_linear_pins<7>" NET "LED_linear_pins<6>" NET "LED_linear_pins<5>" NET "LED_linear_pins<4>" NET "LED_linear_pins<3>" NET "LED
NET "ROTARY_ENC_A_pin" NET "ROTARY_ENC_B_pin" NET "ROTARY_ENC_SWITCH_pin" LOC="AK23" | IOSTANDARD = LVCMOS25; LOC="AM23" | IOSTANDARD = LVCMOS25; LOC="AL23" | IOSTANDARD = LVCMOS25; # SPI audio dac left NET "AUDIO_DAC_left_MOSI_pin" LOC="AH24" | IOSTANDARD = LVCMOS25; NET "AUDIO_DAC_left_SCK_pin" LOC="AG25" | IOSTANDARD = LVCMOS25; NET "AUDIO_DAC_left_SS_pin" LOC="AG26" | IOSTANDARD = LVCMOS25; # SPI audio dac right NET "AUDIO_DAC_right_MOSI_pin" NET "AUDIO_DAC_right_SCK_pin" NET "AUDIO_DAC_right_SS_pin"
Appendix C: VITA 57.1 FMC LPC (J63) and HPC (J64) Connector Pinout NET "FMC_HPC_CLK0_M2C_N" LOC = "K23"; ## H5 on J64 NET "FMC_HPC_CLK0_M2C_P" LOC = "K24"; ## H4 on J64 NET "FMC_HPC_CLK1_M2C_N" LOC = "AP21"; ## G3 on J64 NET "FMC_HPC_CLK1_M2C_P" LOC = "AP20"; ## G2 on J64 NET "FMC_HPC_CLK2_M2C_IO_N" LOC = "AC30"; ## 15 on U83 NET "FMC_HPC_CLK2_M2C_IO_P" LOC = "AD30"; ## 16 on U83 NET "FMC_HPC_CLK2_M2C_MGT_C_N" LOC = "AB5"; ## 2 on series C399 0.
NET "FMC_HPC_DP7_M2C_N" LOC = "AP6"; ## B13 on J64 NET "FMC_HPC_DP7_M2C_P" LOC = "AP5"; ## B12 on J64 NET "FMC_HPC_GBTCLK0_M2C_N" LOC = "AD5"; ## D5 on J64 NET "FMC_HPC_GBTCLK0_M2C_P" LOC = "AD6"; ## D4 on J64 NET "FMC_HPC_GBTCLK1_M2C_N" LOC = "AK5"; ## B21 on J64 NET "FMC_HPC_GBTCLK1_M2C_P" LOC = "AK6"; ## B20 on J64 NET "FMC_HPC_HA00_CC_N" LOC = "AF33"; ## F5 on J64 NET "FMC_HPC_HA00_CC_P" LOC = "AE33"; ## F4 on J64 NET "FMC_HPC_HA01_CC_N" LOC = "AC29"; ## E3 on J64 NET "FMC_HPC_HA01_CC_P" LOC = "AD29"; #
NET "FMC_HPC_HA19_N" NET "FMC_HPC_HA19_P" NET "FMC_HPC_HA20_N" NET "FMC_HPC_HA20_P" NET "FMC_HPC_HA21_N" NET "FMC_HPC_HA21_P" NET "FMC_HPC_HA22_N" NET "FMC_HPC_HA22_P" NET "FMC_HPC_HA23_N" NET "FMC_HPC_HA23_P" NET "FMC_HPC_HB00_CC_N" NET "FMC_HPC_HB00_CC_P" NET "FMC_HPC_HB01_N" NET "FMC_HPC_HB01_P" NET "FMC_HPC_HB02_N" NET "FMC_HPC_HB02_P" NET "FMC_HPC_HB03_N" NET "FMC_HPC_HB03_P" NET "FMC_HPC_HB04_N" NET "FMC_HPC_HB04_P" NET "FMC_HPC_HB05_N" NET "FMC_HPC_HB05_P" NET "FMC_HPC_HB06_CC_N" NET "FMC_HPC_HB06_CC
NET "FMC_HPC_HB17_CC_N" NET "FMC_HPC_HB17_CC_P" NET "FMC_HPC_HB18_N" NET "FMC_HPC_HB18_P" NET "FMC_HPC_HB19_N" NET "FMC_HPC_HB19_P" NET "FMC_HPC_LA00_CC_N" NET "FMC_HPC_LA00_CC_P" NET "FMC_HPC_LA01_CC_N" NET "FMC_HPC_LA01_CC_P" NET "FMC_HPC_LA02_N" NET "FMC_HPC_LA02_P" NET "FMC_HPC_LA03_N" NET "FMC_HPC_LA03_P" NET "FMC_HPC_LA04_N" NET "FMC_HPC_LA04_P" NET "FMC_HPC_LA05_N" NET "FMC_HPC_LA05_P" NET "FMC_HPC_LA06_N" NET "FMC_HPC_LA06_P" NET "FMC_HPC_LA07_N" NET "FMC_HPC_LA07_P" NET "FMC_HPC_LA08_N" NET "FMC_HP
NET "FMC_HPC_LA19_N" NET "FMC_HPC_LA19_P" NET "FMC_HPC_LA20_N" NET "FMC_HPC_LA20_P" NET "FMC_HPC_LA21_N" NET "FMC_HPC_LA21_P" NET "FMC_HPC_LA22_N" NET "FMC_HPC_LA22_P" NET "FMC_HPC_LA23_N" NET "FMC_HPC_LA23_P" NET "FMC_HPC_LA24_N" NET "FMC_HPC_LA24_P" NET "FMC_HPC_LA25_N" NET "FMC_HPC_LA25_P" NET "FMC_HPC_LA26_N" NET "FMC_HPC_LA26_P" NET "FMC_HPC_LA27_N" NET "FMC_HPC_LA27_P" NET "FMC_HPC_LA28_N" NET "FMC_HPC_LA28_P" NET "FMC_HPC_LA29_N" NET "FMC_HPC_LA29_P" NET "FMC_HPC_LA30_N" NET "FMC_HPC_LA30_P" NET "FMC
NET "FMC_LPC_IIC_SCL_LS" NET "FMC_LPC_IIC_SDA_LS" NET "FMC_LPC_LA00_CC_N" NET "FMC_LPC_LA00_CC_P" NET "FMC_LPC_LA01_CC_N" NET "FMC_LPC_LA01_CC_P" NET "FMC_LPC_LA02_N" NET "FMC_LPC_LA02_P" NET "FMC_LPC_LA03_N" NET "FMC_LPC_LA03_P" NET "FMC_LPC_LA04_N" NET "FMC_LPC_LA04_P" NET "FMC_LPC_LA05_N" NET "FMC_LPC_LA05_P" NET "FMC_LPC_LA06_N" NET "FMC_LPC_LA06_P" NET "FMC_LPC_LA07_N" NET "FMC_LPC_LA07_P" NET "FMC_LPC_LA08_N" NET "FMC_LPC_LA08_P" NET "FMC_LPC_LA09_N" NET "FMC_LPC_LA09_P" NET "FMC_LPC_LA10_N" NET "FMC_
NET "FMC_LPC_LA21_N" NET "FMC_LPC_LA21_P" NET "FMC_LPC_LA22_N" NET "FMC_LPC_LA22_P" NET "FMC_LPC_LA23_N" NET "FMC_LPC_LA23_P" NET "FMC_LPC_LA24_N" NET "FMC_LPC_LA24_P" NET "FMC_LPC_LA25_N" NET "FMC_LPC_LA25_P" NET "FMC_LPC_LA26_N" NET "FMC_LPC_LA26_P" NET "FMC_LPC_LA27_N" NET "FMC_LPC_LA27_P" NET "FMC_LPC_LA28_N" NET "FMC_LPC_LA28_P" NET "FMC_LPC_LA29_N" NET "FMC_LPC_LA29_P" NET "FMC_LPC_LA30_N" NET "FMC_LPC_LA30_P" NET "FMC_LPC_LA31_N" NET "FMC_LPC_LA31_P" NET "FMC_LPC_LA32_N" NET "FMC_LPC_LA32_P" NET "FMC
