User Manual

ManualsBrandsDigilent ManualsDigilentDigilent Genesys ZU: Zynq Ultrascale+ MPSoC Development Board

1

2

3

4

5

6

7

8

9

Note: The WI-FI signals are shared by the same bus that goes through the I/O expander.

MIO 26-51 : Bank 501

MIO 501 1.8V Peripherals

Pin Ethernet SD

26 ETH_TX_CLK

27 ETH_TX_D0

28 ETH_TX_D1

29 ETH_TX_D2

30 ETH_TX_D3

31 ETH_TX_CTL

32 ETH_RX_CLK

7 PCIE_PERSTN

8 DDR_SCL

9 DDR_SDA

10 BTN1

11 BTN0

12 WIFI_PORTEX_SCK

13

14

15 WIFI_SSN

16

WIFI_PORTEX_MISO

()

17 WIFI_PORTEX_

MOSI

()

18 UART_TXD_IN

19 UART_RXD_OUT

20 PCIE_WAKEN

21 LD0

22

23

24

25