Data Sheet

DRV8825
www.ti.com SLVSA73F –APRIL 2010–REVISED JULY 2014
7.6 Timing Requirements
MIN MAX UNIT
1 ƒ
STEP
Step frequency 250 kHz
2 t
WH(STEP)
Pulse duration, STEP high 1.9 μs
3 t
WL(STEP)
Pulse duration, STEP low 1.9 μs
4 t
SU(STEP)
Setup time, command before STEP rising 650 ns
5 t
H(STEP)
Hold time, command after STEP rising 650 ns
6 t
ENBL
Enable time, nENBL active to STEP 650 ns
7 t
WAKE
Wakeup time, nSLEEP inactive high to STEP input accepted 1.7 ms
Figure 1. Timing Diagram
Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: DRV8825