Reference Guide

Fibre Channel Interface | 459
Figure 23-5. Displaying the Fibre Channel trace file
Figure 23-6. Displaying the Fibre Channel CPU boot log
Configuring Fibre Channel Port Group in Passthrough Ethernet Mode
To configure a fibre channel port group to enable passthrough ethernet mode, use the following command
in CONFIGURATION mode:
Dell#show file fcmfs:/TRACE_LOG_FC/qstack_trace.log
18:32:48.065 Trace File Rotated (qswlib v4.3.0.4)
18:32:48.068 [CALL] qsw_swPortGetCounters.
18:32:48.168 O> 0000 11000000 00020000 04000140 00031ee0 4f706572 2e557365 72506f72 742e302e
...........@....Oper.UserPort.0.
18:32:48.168 O> 0032 342e5278 4672616d 65506572 663b4f70 65722e55 73657250 6f72742e 302e342e
4.RxFramePerf;Oper.UserPort.0.4.
18:32:48.168 O> 0064 54784672 616d6550 6572663b 4f706572 2e557365 72506f72 742e302e 342e5278
TxFramePerf;Oper.UserPort.0.4.Rx
18:32:48.168 O> 0096 42797465 50657266 3b4f7065 722e5573 6572506f 72742e30 2e342e54 78427974
BytePerf;Oper.UserPort.0.4.TxByt
18:32:48.168 O> 0128 65506572 663b4f70 65722e55 73657250 6f72742e 302e342e 42424352 5f467261
ePerf;Oper.UserPort.0.4.BBCR_Fra
18:32:48.168 O> 0160 6d654661 696c7572 65733b4f 7065722e 55736572 506f7274 2e302e34 2e424243
meFailures;Oper.UserPort.0.4.BBC
18:32:48.168 O> 0192 525f5252 44594661 696c7572 65733b4f 7065722e 55736572 506f7274 2e302e34
R_RRDYFailures;Oper.UserPort.0.4
18:32:48.168 O> 0224 2e466c6f 77457272 6f72733b 4f706572 2e557365 72506f72 742e302e 342e5368
.FlowErrors;Oper.UserPort.0.4.Sh
18:32:48.168 O> 0256 6f727446 72616d65 73496e3b 4f706572 2e557365 72506f72 742e302e 342e4c6f
ortFramesIn;Oper.UserPort.0.4.Lo
18:32:48.168 O> 0288 6e674672 616d6573 496e3b4f 7065722e 55736572 506f7274 2e302e34 2e433634
ngFramesIn;Oper.UserPort.0.4.C64
--More--
Dell#show file flash://TRACE_LOG_DIR/fc_console.log
U-Boot 2012.04(Dell Force10)
Built by build at tools-sjc-01 on Sat Mar 9 13:25:54 2013
S5000 Boot Selector Label 1.3.0.0m
CPU0: P2020, Version: 2.1, (0x80e20021)
Core: E500, Version: 5.1, (0x80211051)
Clock Configuration:
CPU0:1200 MHz, CPU1:1200 MHz,
CCB:600 MHz,
DDR:330 MHz (660 MT/s data rate) (Asynchronous), LBC:37.500 MHz
L1: D-cache 32 kB enabled
I-cache 32 kB enabled
Board: S5000 FC CPU
CPLD: S5000 CPLD Rev 41
I2C: ready
SPI: ready
DRAM: Detected RDIMM VL33B5263F-K9S
Detected 4096 MB of memory
This U-Boot only supports < 4G of DDR
You could rebuild it with CONFIG_PHYS_64BIT
2 GiB (DDR3, 64-bit, CL=6, ECC off)
--More--