Reference Guide

ManualsBrandsDell ManualsC SeriesPowerEdge R650

Dell - Internal Use - Confidential

Statement of Volatility – Dell EMC PowerEdge R650

Dell EMC PowerEdge R650 contains both volatile and non-volatile (NV) components. Volatile components lose

their data immediately upon removal of power from the component. Non-volatile components continue to

retain their data even after the power has been removed from the component. Components chosen as user-

definable configuration options (those not soldered to the motherboard) are not included in the Statement of

Volatility. Configuration option information (pertinent to options such as microprocessors, remote access

controllers, and storage controllers) is available by component separately. The following NV components are

present in the PowerEdge R650 server.

Item

Non-Volatile

or Volatile

Quantity

Reference Designator

Size

Planer

PCH Internal CMOS

RAM

Non-Volatile

U_PCH1

256 Bytes

BIOS SPI Flash

Non-Volatile

U34

32 MB

BIOS Data SPI Flash

Non-Volatile

U33

4 MB

iDRAC SPI Flash

Non-Volatile

U94

4 MB

BMC EMMC

Non-Volatile

U15

8 GB

iDRAC DDR4

Volatile

8Gb

System CPLD RAM

Volatile

U_CPLD1

432 Kb

System CPLD RAM

Non-Volatile

U_CPLD1

448 Kb

System Memory

Volatile

Up to 16 per

CPU

CPU1: A1~16,

CPU2: B1~B16

Up to 256GB per DIMM

System Memory-BPS

Non-Volatile

Up to 8 per

CPU

CPU1:

A14/A10/A16/A12/A11/A15/A

9/A13

CPU2:

B14/B10/B16/B12/B11/B15/B

9/B13

Up to 512GB per DIMM

System Memory-

NVDIMM

Non-Volatile

Up to 6 per

CPU

CPU1:

A14/A10/ A12/A11/A9/A13

CPU2:

B14/B10/B12/B11/B9/B13

Up to 16GB per DIMM

CPU Vcore and VSA

Regulators

Non-Volatile

1 for CPU1,

1 for CPU2

U523

U532

16KB

Memory VDDQ

Regulators

Non-Volatile

1 for CPU1,

1 for CPU2

U541

U548

16KB

2 x 2.5" Universal SAS/SATA/PCIe Rear Backplane

SEP internal flash

Non-Volatile

U47

4Mbit in-chip SPI Serial

Flash

Backplane External

FRU

Non-Volatile

U47

256 Bytes

4 x 3.5" SAS/SATA front Backplane

SEP internal flash

Non-Volatile

U46

4Mbit in-chip SPI Serial

Flash

Backplane External

FRU

Non-Volatile

U46

256 Bytes

8 x 2.5" SAS/SATA front Backplane

SEP internal flash

Non-Volatile

U46

4Mbit in-chip SPI Serial

Flash

Summary of content (10 pages)

PAGE 1
Statement of Volatility – Dell EMC PowerEdge R650 Dell EMC PowerEdge R650 contains both volatile and non-volatile (NV) components. Volatile components lose their data immediately upon removal of power from the component. Non-volatile components continue to retain their data even after the power has been removed from the component. Components chosen as userdefinable configuration options (those not soldered to the motherboard) are not included in the Statement of Volatility.
PAGE 2
Item Non-Volatile or Volatile Non-Volatile Reference Designator Size Backplane External 1 FRU 10 x 2.
PAGE 3
FRU Non-volatile 1 RMC Non-volatile 1 MCU (Cordova) Non-volatile 1 HBA355i fPERC (Internal controller) SPI Flash Non-Volatile 1 FRU Non-volatile 1 CPLD Non-volatile 1 MCU Non-volatile 1 HBA355E Adapter PERC (External controller) SPI Flash Non-Volatile 1 FRU Non-volatile 1 CPLD Non-volatile 1 H840 Adapter PERC (External Controller) SDRAM Volatile 9 U8 U9 U41 U2 U5 U23 U41 U2 U5 U23 U1077~U1085 64Kb 64Kb 8KB 128Mb 2Kb 24kb 8KB 128Mb 2Kb 24kb 8GB NV Flash Non-volatile 1 BMU
PAGE 4
SPI Flash Non-Volatile 1 U2 8Mb Non-Volatile 1 U17 8Mb Non-Volatile 1 U1120 256Kb MCU (Cordova) Non-volatile 1 FRU Non-Volatile 1 U_BOSS_EEPROM 2Kb LCD Bezel Microcontroller Non-Volatile 1 IC1 256KB PSU DELTA PSU MCU Non-volatile 2 IC805, IC703 64KB EEPROM Non-volatile 1 IC601 2KB ARTESYN PSU Primary MCU Non-volatile 1 U317 64KB Secondary MCU Non-volatile 1 U315 128KB DCDC MCU Non-volatile 1 U301 32KB Liteon PSU Primary MCU Non-volatile 1 IC050 64K Sec
PAGE 5
MCU Non-volatile 1/1 U6 8kB Type (e.g. Flash PROM, EEPROM) Can user programs or operating system write data to it during normal operation? Purpose? (e.g. boot code) No Real-time clock and BIOS configuration settings BIOS SPI Flash Battery-backed CMOS RAM SPI Flash Yes BIOS Data ROM SPI Flash SPI Flash No Boot code, system configuration information, UEFI environment, Flash Disceptor, ME 4MB Data SPI ROM storage BIOS setting.
PAGE 6
Purpose? (e.g.
PAGE 7
Purpose? (e.g. boot code) SPI Flash Can user programs or operating system write data to it during normal operation? No iDSDM (uSD1, uSD2) NAND Flash Yes Provides mass storage SPI Flash SPI Flash SPI flash is only indirectly connected to iDRAC. iDRAC can read any address in the SPI flash, but may only write the primary firmware storage area as a part of a firmware update procedure. Boot firmware storage, configuration and state data for IDSDM.
PAGE 8
Item How is data input to this memory? How is this memory write protected? BIOS Data SPI Flash SPI interface via PCH Software write protected iDRAC SPI Flash SPI interface via iDRAC Embedded iDRAC subsystem firmware actively controls sub area based write protection as needed. BMC EMMC NAND Flash interface via iDRAC Embedded FW write protected Memory VDDQ, CPU Vcore and VSA Regulators System CPLD RAM Once values are loaded into register space a cmd writes to nvm.
PAGE 9
Item SPD Flash Backup Flash How is data input to this memory? Pre-programmed before assembly Pre-programmed before assembly. Can be updated using Dell/LSI tools FPGA backs up DDR data to this device in case of a power failure How is this memory write protected? no write protected. Not visible to Host Processor no write protected. Not visible to Host Processor How is the memory cleared? User cannot clear the memory. no write protected.
PAGE 10
Item How is data input to this memory? How is this memory write protected? of the primary IDSDM firmware region. How is the memory cleared? but doing this will leave the IDSDM nonfunctional. By programming the image via firmware update process During Manufacturing, by programming the image via firmware update process. During runtime, by I2C Proprietary Command Protocol N/A Use Flash tool, type “go.nsh w y” N/A By writing to Flash Updated as part of secure iDRAC software update.