White Papers

13 Dell EMC Ready Bundle for HPC Digital Manufacturing—Siemens’ Simcenter STAR-CCM+™ Performance | January 31, 2018
All models tests display good parallel speedup up to eight nodes, with the larger models tending to show
better parallel efficiencies than the smaller models, as expected. Two of the models display super-linear
parallel speedup (civil_trim_20m and VtmBenchmark_178M), which can occur when most of the dataset can
be contained within the processor cache when the problem is carried out on larger number of nodes.
Figure 4 displays the parallel speedup for 4 different benchmark inputs for the LeMans racecar.