Burst Architecture Specification Sheet
Table Of Contents
- Features
- Configurations
- Functional Description
- Selection Guide
- Logic Block Diagram (CY7C1392CV18)
- Logic Block Diagram (CY7C1992CV18)
- Logic Block Diagram (CY7C1393CV18)
- Logic Block Diagram (CY7C1394CV18)
- Pin Configuration
- Pin Definitions
- Functional Overview
- Application Example
- Truth Table
- Write Cycle Descriptions
- Write Cycle Descriptions
- Write Cycle Descriptions
- IEEE 1149.1 Serial Boundary Scan (JTAG)
- TAP Controller State Diagram
- TAP Controller Block Diagram
- TAP Electrical Characteristics
- TAP AC Switching Characteristics
- TAP Timing and Test Conditions
- Identification Register Definitions
- Scan Register Sizes
- Instruction Codes
- Boundary Scan Order
- Power Up Sequence in DDR-II SRAM
- Maximum Ratings
- Operating Range
- Electrical Characteristics
- Capacitance
- Thermal Resistance
- Switching Characteristics
- Switching Waveforms
- Ordering Information
- Package Diagram
- Document History Page
- Sales, Solutions, and Legal Information
CY7C1392CV18, CY7C1992CV18
CY7C1393CV18, CY7C1394CV18
Document #: 001-07162 Rev. *C Page 2 of 30
Logic Block Diagram (CY7C1392CV18)
Logic Block Diagram (CY7C1992CV18)
1M x 8 Array
CLK
A
(19:0)
Gen.
K
K
Control
Logic
Address
Register
D
[7:0]
Read Add. Decode
Read Data Reg.
LD
Q
[7:0]
Reg.
Reg.
Reg.
8
8
16
8
NWS
[1:0]
V
REF
Write Add. Decode
Write
Data Reg
8
8
20
8
R/W
LD
R/W
CQ
CQ
DOFF
1M x 8 Array
Write
Data Reg
Control
Logic
C
C
1M x 9 Array
CLK
A
(19:0)
Gen.
K
K
Control
Logic
Address
Register
D
[8:0]
Read Add. Decode
Read Data Reg.
LD
Q
[8:0]
Reg.
Reg.
Reg.
9
18
9
BWS
[0]
V
REF
Write Add. Decode
Write
Data Reg
9
9
20
9
R/W
LD
R/W
CQ
CQ
DOFF
1M x 9 Array
Write
Data Reg
Control
Logic
C
C
9
[+] Feedback