Datasheet
CY7C1526KV18
CY7C1513KV18
CY7C1515KV18
Document Number: 001-00435 Rev. *R Page 26 of 35
Switching Characteristics
Over the Operating Range
[31, 32]
Cypress
Parameter
Consortium
Parameter
Description
333 MHz 300 MHz 250 MHz 200 MHz
Unit
Min Max Min Max Min Max Min Max
t
POWER
V
DD
(typical) to the first access
[33]
1–1–1–1 ms
t
CYC
t
KHKH
K clock and C clock cycle time 3.0 8.4 3.3 8.4 4.0 8.4 5.0 8.4 ns
t
KH
t
KHKL
Input clock (K/K; C/C) HIGH
1.20 – 1.32 – 1.6 – 2.0 – ns
t
KL
t
KLKH
Input clock (K/K; C/C) LOW
1.20 – 1.32 – 1.6 – 2.0 – ns
t
KHKH
t
KHKH
K clock rise to K clock rise and C to C
rise (rising edge to rising edge)
1.35 – 1.49 – 1.8 – 2.2 – ns
t
KHCH
t
KHCH
K/K clock rise to C/C clock rise (rising
edge to rising edge)
01.3001.450 1.8 0 2.2ns
Setup Times
t
SA
t
AVKH
Address setup to K clock rise 0.4 – 0.4 – 0.5 – 0.6 – ns
t
SC
t
IVKH
Control setup to K clock rise (RPS,
WPS
)
0.4 – 0.4 – 0.5 – 0.6 – ns
t
SCDDR
t
IVKH
Double data rate control setup to
Clock (K/K
) rise (BWS
0
, BWS
1
,
BWS
2
, BWS
3
)
0.3 – 0.3 – 0.35 – 0.4 – ns
t
SD
t
DVKH
D
[X:0]
setup to clock (K/K) rise
0.3 – 0.3 – 0.35 – 0.4 – ns
Hold Times
t
HA
t
KHAX
Address hold after K clock rise
0.4 – 0.4 – 0.5 – 0.6 – ns
t
HC
t
KHIX
Control hold after K clock rise (RPS,
WPS
)
0.4 – 0.4 – 0.5 – 0.6 – ns
t
HCDDR
t
KHIX
Double data rate control hold after
clock (K/K
) rise (BWS
0
, BWS
1
, BWS
2
,
BWS
3
)
0.3 – 0.3 – 0.35 – 0.4 – ns
t
HD
t
KHDX
D
[X:0]
hold after clock (K/K) rise
0.3 – 0.3 – 0.35 – 0.4 – ns
Notes
31. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250
, V
DDQ
= 1.5 V, input
pulse levels of 0.25 V to 1.25 V, and output loading of the specified I
OL
/I
OH
and load capacitance shown in (a) of Figure 5 on page 25.
32. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is
operated and outputs data with the output timings of that frequency range.
33. This part has a voltage regulator internally; t
POWER
is the time that the power must be supplied above V
DD
minimum initially before a read or write operation is initiated.