Parts List/Tune Up Info

CC2642R

www.ti.com

SWRS194G –JANUARY 2018 – REVISED APRIL 2020

Submit Documentation Feedback

Product Folder Links: CC2642R

Detailed Description

6.4 Memory

The up to 352-KB nonvolatile (Flash) memory provides storage for code and data. The flash memory is in-

system programmable and erasable. The last flash memory sector must contain a Customer Configuration

section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This

configuration is done through the ccfg.c source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to five 16-KB blocks and can be used for

both storage of data and execution of code. Retention of SRAM contents in Standby power mode is

enabled by default and included in Standby mode power consumption numbers. Parity checking for

detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases

reliability. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-

way nonassociative 8-KB cache is enabled by default to cache and prefetch instructions read by the

system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer

Configuration Area (CCFG).

There is a 4-KB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is

typically used for storing Sensor Controller programs, data and configuration parameters. This RAM is

also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system

resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio

stacks, which frees up flash memory for the application. The ROM also contains a serial (SPI and UART)

bootloader that can be used for initial programming of the device.