User`s guide
Copyright © 2012 congatec AG TCEDm10 43/94
Table 6 PCI Express Signal Descriptions (general purpose)
Signal Pin # Description I/O PU/PD Comment
PCIE_RX0+
PCIE_RX0-
B68
B69
PCI Express channel 0, Receive Input differential pair. I PCIE Supports PCI Express Base Specication, Revision 1.0a
PCIE_TX0+
PCIE_TX0-
A68
A69
PCI Express channel 0, Transmit Output differential pair. O PCIE Supports PCI Express Base Specication, Revision 1.0a
PCIE_RX1+
PCIE_RX1-
B64
B65
PCI Express channel 1, Receive Input differential pair. I PCIE Supports PCI Express Base Specication, Revision 1.0a
PCIE_TX1+
PCIE_TX1-
A64
A65
PCI Express channel 1, Transmit Output differential pair. O PCIE Supports PCI Express Base Specication, Revision 1.0a
PCIE_RX2+
PCIE_RX2-
B61
B62
PCI Express channel 2, Receive Input differential pair. I PCIE Supports PCI Express Base Specication, Revision 1.0a
PCIE_TX2+
PCIE_TX2-
A61
A62
PCI Express channel 2, Transmit Output differential pair. O PCIE Supports PCI Express Base Specication, Revision 1.0a
PCIE_RX3+
PCIE_RX3-
B58
B59
PCI Express channel 3, Receive Input differential pair. I PCIE Supports PCI Express Base Specication, Revision 1.0a
PCIE_TX3+
PCIE_TX3-
A58
A59
PCI Express channel 3, Transmit Output differential pair. O PCIE Supports PCI Express Base Specication, Revision 1.0a
PCIE_RX4+
PCIE_RX4-
B55
B56
PCI Express channel 4, Receive Input differential pair. I PCIE Supports PCI Express Base Specication, Revision 1.0a
Only available on modules without USB 3.0 support
PCIE_TX4+
PCIE_TX4-
A55
A56
PCI Express channel 4, Transmit Output differential pair. O PCIE Supports PCI Express Base Specication, Revision 1.0a.
Only available on modules without USB 3.0 support
PCIE_RX5+
PCIE_RX5-
B52
B53
PCI Express channel 5, Receive Input differential pair. I PCIE Not supported
PCIE_TX5+
PCIE_TX5-
A52
A53
PCI Express channel 5, Transmit Output differential pair. O PCIE Not supported
PCIE_CLK_REF+
PCIE_CLK_REF-
A88
A89
PCI Express Reference Clock output for all PCI Express
and PCI Express Graphics Lanes.
O PCIE A PCI Express compliant clock buffer chip must be used on the
carrier board if more than one PCI Express device is designed
in.