Specifications

FIGURES
xv
Cisco MGX 8850 (PXM45) and MGX 8950 Software Configuration Guide
Release 3, Part Number 78-14788-01 Rev. C0, January 2004
Figure 1- 1 Core Switch Topology 1-3
Figure 1- 2 Multiservice Edge Aggregation Topology 1-4
Figure 1- 3 Virtual Trunk Topology 1-5
Figure 1- 4 DSL Edge Aggregation Topology 1-6
Figure 1- 5 Example Network Clock Source Topology with a Single Master Clock Source 1-9
Figure 1- 6 Example Network Clock Source Topology with Two Master Clock Sources 1-10
Figure 1- 7 Example NCDP Network Clock Source Topology 1-12
Figure 1- 8 Single AXSM/FRSM-12 Front Card Configuration with Redundant Lines 1-16
Figure 1- 9 Redundant AXSM Configuration with Standalone Lines 1-17
Figure 1- 10 Redundant AXSM Configuration with Redundant Lines 1-18
Figure 1- 11 Using Two IP Addresses for Switch Access 1-25
Figure 2- 1 Workstation Connection to Console Port 2-4
Figure 2- 2 BITS Clock Source Ports on PXM45-UI-S3 Back Card 2-29
Figure 2- 3 Hardware Required for Local LAN Connections 2-36
Figure 3- 1 Bay and Line Numbers 3-14
Figure 6- 1 Example Hierarchical PNNI Network Topology Showing a Two-Level Hierarchy 6-2
Figure 7- 1 Filename Format for Released Software 7-11
Figure 7- 2 Filename Format for Prereleased Firmware 7-11
Figure 7- 3 Standard APS Configuration 7-18
Figure 7- 4 Crossed APS Configuration 7-19
Figure 9- 1 PXM45 Front Card Controls 9-2
Figure 9- 2 AXSM Card Controls (MGX-AXSM-4-622) 9-4
Figure 9- 3 RPM-PR Card Controls 9-5
Figure C-1 Workstation Connection to the Console Port C-2
Figure C-2 Terminal Server Connection to the Console Port C-3
Figure C-3 Hardware Required for Dial-up Connections C-4
Figure C-4 Hardware Required for an ATM WAN Connection C-6