Owner's manual

ManualsBrandsCirrus Logic ManualsHardwareEP93xx

341

342

343

344

345

346

347

348

349

350

Table Of Contents

Contents
- Figures
- Tables
- Revision History
Preface
- P.1 About the EP93xx User’s Guide
- P.2 Related Documents from Cirrus Logic
- P.3 Reference Documents
- P.4 Notational Conventions
- P.5 Register Example
Introduction
- 1.1 Introduction
- 1.2 EP93xx Features
- 1.3 EP93xx Processor Applications
- 1.4 EP93xx Processor Highlights
ARM920T Core and Advanced High-Speed Bus (AHB)
- 2.1 Introduction
- 2.2 Overview: ARM920T Core
- 2.3 AHB Decoder
MaverickCrunch Co-Processor
- 3.1 Introduction
- 3.2 Programming Examples
  - 3.2.1 Example 1
  - 3.2.2 Example 2
    - 3.2.2.1 C Code
    - 3.2.2.2 MaverickCrunch Assembly Language Instructions
- 3.3 DSPSC Register
- 3.4 ARM Co-Processor Instruction Format
- 3.5 Instruction Set for the MaverickCrunch Co-Processor
Boot ROM
- 4.1 Introduction
  - 4.1.1 Boot ROM Hardware Operational Overview
    - 4.1.1.1 Memory Map
  - 4.1.2 Boot ROM Software Operational Overview
- 4.2 Boot Options
System Controller
- 5.1 Introduction
- 5.2 Registers
Vectored Interrupt Controller
- 6.1 Introduction
- 6.2 Registers
Raster Engine With Analog/LCD Integrated Timing and Interface
- 7.1 Introduction
- 7.2 Features
- 7.3 Raster Engine Features Overview
- 7.4 Functional Details
- 7.5 Registers
Graphics Accelerator
- 8.1 Overview
- 8.2 Block Processing Modes
- 8.3 Line Draws
  - 8.3.1 Breshenham Line Draws
  - 8.3.2 Pixel Step Line Draws
- 8.4 Memory Organization for Graphics Accelerator
- 8.5 Register Programming
  - 8.5.1 Word Count
    - 8.5.1.1 Example: 8 BPP mode
    - 8.5.1.2 Example: 24 BPP (packed) mode
  - 8.5.2 Pixel End and Start
- 8.6 Register Usage
- 8.7 Registers
1/10/100 Mbps Ethernet LAN Controller
- 9.1 Introduction
- 9.2 Descriptor Processor
- 9.3 Registers
DMA Controller
- 10.1 Introduction
- 10.2 Registers
  - 10.2.1 DMA Controller Memory Map
  - 10.2.2 Internal M2P/P2M Channel Register Map
Universal Serial Bus Host Controller
- 11.1 Introduction
  - 11.1.1 Features
- 11.2 Overview
- 11.3 Registers
Static Memory Controller
- 12.1 Introduction
- 12.2 Static Memory Controller Operation
- 12.3 PCMCIA Interface (EP9315 Processor Only)
- 12.4 PC Card Memory-Mode Enable Signals
- 12.5 PC Card Memory Mapping
- 12.6 Registers
  - 12.6.1 Bank Configuration Registers
  - 12.6.2 PCMCIA Configuration Registers (EP9315 Processor Only)
SDRAM, SyncROM, and SyncFLASH Controller
- 13.1 Introduction
- 13.2 Booting from SyncROM or SyncFLASH
- 13.3 Address Pin Usage
- 13.4 SDRAM Initialization
- 13.5 Programming Mode Register: SDRAM Or SyncROM Device
- 13.6 SDRAM Self Refresh
  - 13.6.1 Entering Self Refresh Mode
  - 13.6.2 Exiting Self Refresh Mode
- 13.7 Programming Registers: SyncFLASH Device
- 13.8 External Synchronous Memory System
  - 13.8.1 Chip Select SDCSN[3:0] Decoding
  - 13.8.2 Address/Data/Control Required by Memory System
- 13.9 Registers
UART1 With HDLC and Modem Control Signals
- 14.1 Introduction
- 14.2 UART Overview
- 14.3 Modem
- 14.4 HDLC
- 14.5 UART1 Package Dependency
  - 14.5.1 Clocking Requirements
  - 14.5.2 Bus Bandwidth Requirements
- 14.1 Registers
UART2
- 15.1 Introduction
- 15.2 IrDA SIR Block
- 15.3 UART2 Package Dependency
  - 15.3.1 Clocking Requirements
  - 15.3.2 Bus Bandwidth Requirements
- 15.4 Registers
UART3 With HDLC Encoder
- 16.1 Introduction
- 16.2 Implementation Details
- 16.3 Registers
IrDA
- 17.1 Introduction
- 17.2 IrDA Interfaces
- 17.3 Shared IrDA Interface Feature
- 17.4 Medium IrDA Specific Features
  - 17.4.1 Introduction
    - 17.4.1.1 Bit Encoding
    - 17.4.1.2 Frame Format
  - 17.4.2 Functional Description
- 17.5 Fast IrDA Specific Features
- 17.6 Registers
Timers
- 18.1 Introduction
- 18.2 Registers
Watchdog Timer
- 19.1 Introduction
- 19.1 Registers
Real Time Clock With Software Trim
- 20.1 Introduction
  - 20.1.1 Software Trim
  - 20.1.2 Reset Control
- 20.1 Registers
I2S Controller
- 21.1 Introduction
- 21.2 I2S Transmitter Channel Overview
- 21.3 I2S Receiver Channel Overview
  - 21.3.1 Receiver FIFO’s
- 21.4 I2S Master Clock Generation
- 21.5 I2S Bit Clock Rate Generation
  - 21.5.1 Example of the Bit Clock Generation.
  - 21.5.2 Example of Right Justified LRCK format
- 21.6 Interrupts
- 21.7 Registers
AC’97 Controller
- 22.1 Introduction
- 22.2 Interrupts
  - 22.2.1 Channel Interrupts
  - 22.2.2 Global Interrupts
- 22.3 System Loopback Testing
- 22.4 Registers
Synchronous Serial Port
- 23.1 Introduction
- 23.2 Features
- 23.3 SSP Functionality
- 23.4 SSP Pin Multiplex
- 23.5 Configuring the SSP
- 23.6 Registers
Pulse Width Modulator
- 24.1 Introduction
- 24.2 Theory of Operation
  - 24.2.1 PWM Programming Examples
  - 24.2.2 Programming Rules
- 24.3 Registers
Analog Touch Screen Interface
- 25.1 Introduction
- 25.2 Touch Screen Controller Operation
- 25.3 Registers
Keypad Interface
- 26.1 Introduction
- 26.2 Theory of Operation
- 26.3 Registers
IDE Interface
- 27.1 Introduction
- 27.2 Theory of Operation
- 27.3 Registers
GPIO Interface
- 28.1 Introduction
- 28.2 Registers
Security
- 29.1 Introduction
- 29.2 Features
- 29.3 Contact Information
- 29.4 Registers
Glossary
EP93XX Register List

9-40 DS785UM1

1/10/100 Mbps Ethernet LAN Controller

EP93xx User’s Guide

10.Wait for TxAct in BMSts to be set and then write the appropriate number of descriptors

remaining in the queue to TXDEnq.

9.3 Registers

Table 9-3. Ethernet Register List

Address Name Description

0x8001_0000 RXCtl MAC Receiver Control Register

0x8001_0004 TXCtl MAC Transmitter Control Register

0x8001_0008 TestCtl MAC Test Control Register

0x8001_0010 MIICmd MAC MII Command Register

0x8001_0014 MIIData MAC MII Data Register

0x8001_0018 MIISts MAC MII Status Register

0x8001_0020 SelfCtl MAC Self Control Register

0x8001_0024 IntEn MAC Interrupt Enable Register

0x8001_0028 IntStsP MAC Interrupt Status Preserve Register

0x8001_002C IntStsC MAC Interrupt Status Clear Register

0x8001_0030 -

0x8001_0034

Reserved

0x8001_0038 DiagAd MAC Diagnostic Address Register

0x8001_003C DiagDa MAC Diagnostic Data Register

0x8001_0040 GT MAC General Timer Register

0x8001_0044 FCT MAC Flow Control Timer Register

0x8001_0048 FCF MAC Flow Control Format Register

0x8001_004C AFP MAC Address Filter Pointer Register

0x8001_0050 -

0x8001_0055

IndAd

MAC Individual Address Register, (shares address

space with HashTbl)

0x8001_0050 -

0x8001_0057

HashTbl

MAC Hash Table Register, (shares address space with

IndAd)

0x8001_0060 GlIntSts MAC Global Interrupt Status Register

0x8001_0064 GlIntMsk MAC Global Interrupt Mask Register

0x8001_0068 GlIntROSts MAC Global Interrupt Read Only Status Register

0x8001_006C GlIntFrc MAC Global Interrupt Force Register

0x8001_0070 TXCollCnt MAC Transmit Collision Count Register

0x8001_0074 RXMissCnt MAC Receive Miss Count Register

0x8001_0078 RXRuntCnt MAC Receive Runt Count Register

0x8001_0080 BMCtl MAC Bus Master Control Register

0x8001_0084 BMSts MAC Bus Master Status Register

0x8001_0088 RXBCA MAC Receive Buffer Current Address Register

0x8001_0090 RXDQBAdd MAC Receive Descriptor Queue Base Address Register

0x8001_0094 RXDQBLen MAC Receive Descriptor Queue Base Length Register

0x8001_0096

RXDQCurLe

MAC Receive Descriptor Queue Current Length

0x8001_0098 RXDCurAdd MAC Receive Descriptor Current Address Register

0x8001_009C RXDEnq MAC Receive Descriptor Enqueue Register

0x8001_00A0 RXStsQBAdd MAC Receive Status Queue Base Address Register

0x8001_00A4 RXStsQBLen MAC Receive Status Queue Base Length Register

0x8001_00A6

RXStsQCurL

MAC Receive Status Queue Current Length Register