Manual

DS507F2 Copyright Cirrus Logic, Inc. 2011
(All Rights Reserved) 37
EP7309
High-Performance, Low-Power System on Chip
148 G11 A[7] O 274
150 D15 D[7] I/O 276
151 F13 nBATCHG I 279
152 C16 nEXTPWR I 280
153 F12 BATOK I 281
154 C15 nPOR I 282
155 E13 nMEDCHG/nBROM I 283
156 B16 nURESET I 284
161 B14 WAKEUP I 285
162 D11 nPWRFL I 286
163 A13 A[6] O 287
164 F10 D[6] I/O 289
165 B13 A[5] O 292
166 E10 D[5] I/O 294
169 B12 A[4] O 297
170 D10 D[4] I/O 299
171 A11 A[3] O 302
172 G9 D[3] I/O 304
173 B11 A[2] O 307
175 A10 D[2] I/O 309
176 F9 A[1] O 312
177 B10 D[1] I/O 314
178 E9 A[0] O 317
179 A9 D[0] I/O 319
184 D8 CL2 O 322
185 B8 CL1 O 324
186 E8 FRM O 326
187 A7 M O 328
188 F8 DD[3] I/O 330
189 B7 DD[2] I/O 333
191 A6 DD[1] I/O 336
192 G8 DD[0] I/O 339
193 B6 N/C O 342
194 D7 N/C O 344
195 A5 N/C I/O 346
196 E7 N/C I/O 349
199 F7 N/C I/O 352
200 A4 N/C I/O 355
Table 21. JTAG Boundary Scan Signal Ordering (Continued)
LQFP
Pin No.
PBGA
Ball
Signal Type Position