Manual

DS732UM10 Copyright 2010 Cirrus Logic, Inc 3-20
SPI Port
CS4953xx Hardware User’s Manual
Figure 3-17. Sample Waveform for SPI Write Functional Timing
Figure 3-18. Sample Waveform for SPI Read Functional Timing
Notes:
1. IRQ remains low until the rising edge of the clock for the last bit of the last byte to be read from the SPI slave.
2. After going high, IRQ remains high until the CS
signal is raised to end the SPI transaction. If there are more bytes to read, IRQ will fall after
CS
has gone high.
SCP1_CLK
S
CP1_MOSI Data Byte 3 (MSB)7-bit Address
R/W
Data Byte 2 Data Byte 1 Data Byte 0 (LSB)
SCP1_CS
SCP1_CLK
S
CP1_MOSI
Data Byte 3 (MSB)
7-bit Address
R/
W
Data Byte 2 Data Byte 1 Data Byte 0 (
LS
SCP1_CS
S
CP1_MISO
SCP1_IRQ