Manual

DS732UM10 Copyright 2010 Cirrus Logic, Inc 9-28
Pin Assignments
CS4953xx Hardware User’s Manual
137 29 DAI1_SCLK
PCM Audio Input Bit
Clock
DSD_CLK DSD Audio Input Clock
3.3V
(5V tol)
In Y
138 30 DAI1_LRCLK
PCM Audio Input
Sample Rate (Left/
Right) Clock
DSD4 DSD Audio Input Data 4
3.3V
(5V tol)
In Y
139 31 GNDIO8 I/O ground 0V PWR
140 - GPIO42
General Purpose
Input/Output
1. DAI2_LRCLK
2. BDI_REQ
3. PCP_IRQ
4. PCP_BSY
1.PCM Audio Input Sample
Rate Clock
2. Bursty Data Input Request
3. Parallel Control Port Data
Ready Interrupt Request
4. Parallel Control Port Input
Busy
3.3V
(5V tol)
BiDir/
OD
IN Y
-32GPIO42
General Purpose
Input/Output
1. DAI2_LRCLK
2. BDI_REQ
1.PCM Audio Input Sample
Rate Clock
2. Bursty Data Input Request
3.3V
(5V tol)
BiDir/
OD
IN Y
141 33 GPIO43
General Purpose
Input/Output
1. DAI2_SCLK
2. BDI_CLK
1.PCM Audio Input Bit Clock
2. Bursty Data Input Bit Clock
3.3V
(5V tol)
BiDir IN Y
142 34 DAI2_DATA PCM Audio Input Data
1. DAI1_DATA4
2. DSD5
3. BDI_DATA
1. PCM Audio Input Data 4
2. DSD Audio Input Data 5
3. Bursty Data Input Data
3.3V
(5V tol)
In Y
143 - GPIO27
General Purpose
Input/Output
3.3V
(5V tol)
BiDir IN Y
144 - GPIO26
General Purpose
Input/Output
3.3V
(5V tol)
BiDir IN Y
-35GPIO26
General Purpose
Input/Output
1. DAO2_DATA3
2. XMTB
3. UART_TX_ENABLE
1. Digital Audio Output 3.
2. Outputs IEC60958/61937
format bi-phase mark encoded
S/PDIF data
3. Enable the UART_TX pin
3.3V
(5V tol)
BiDir IN Y
Table 9-10. Pin Assignments (Continued)
LQFP-
144
Pin #
LQFP-
128
Pin #
Function 1
(Default)
Description of Default
Function
Secondary Functions Description of Secondary
Functions
Pwr Type
Reset
State
Pullup
at
Reset