User Manual
Table Of Contents
- 1. Pin Description
- 2. Characteristics and Specifications
- Recommended Operating Conditions
- Absolute Maximum Ratings
- DAC Analog Characteristics
- Power and Thermal Characteristics
- Combined Interpolation & On-Chip Analog Filter Response
- Combined Interpolation & On-Chip Analog Filter Response
- DSD Combined Digital & On-Chip Analog Filter Response
- Digital Characteristics
- Switching Characteristics - PCM
- Switching Characteristics - DSD
- Switching Characteristics - Control Port - I·C Format
- Switching Characteristics - Control Port - SPI Format
- 3. Typical Connection Diagram
- 4. Applications
- 4.1 Master Clock
- 4.2 Mode Select
- 4.3 Digital Interface Formats
- Figure 8. Format 0 - Left-Justified up to 24-bit Data
- Figure 9. Format 1 - I·S up to 24-bit Data
- Figure 10. Format 2 - Right-Justified 16-bit Data
- Figure 11. Format 3 - Right-Justified 24-bit Data
- Figure 12. Format 4 - Right-Justified 20-bit Data
- Figure 13. Format 5 - Right-Justified 18-bit Data
- 4.3.1 OLM #1
- 4.3.2 OLM #2
- 4.4 Oversampling Modes
- 4.5 Interpolation Filter
- 4.6 De-Emphasis
- 4.7 ATAPI Specification
- 4.8 Direct Stream Digital (DSD) Mode
- 4.9 Grounding and Power Supply Arrangements
- 4.10 Analog Output and Filtering
- 4.11 The MUTEC Outputs
- 4.12 Recommended Power-Up Sequence
- 4.13 Recommended Procedure for Switching Operational Modes
- 4.14 Control Port Interface
- 4.15 Memory Address Pointer (MAP)
- 5. Register Quick Reference
- 6. Register Description
- 6.1 Chip Revision (Address 01h)
- 6.2 Mode Control 1 (Address 02h)
- 6.3 PCM Control (Address 03h)
- 6.4 DSD Control (Address 04h)
- 6.5 Filter Control (Address 05h)
- 6.6 Invert Control (Address 06h)
- 6.7 Group Control (Address 07h)
- 6.8 Ramp and Mute (Address 08h)
- 6.9 Mute Control (Address 09h)
- 6.10 Mixing Control (Address 0Ah, 0Dh, 10h, 13h)
- 6.11 Volume Control (Address 0Bh, 0Ch, 0Eh, 0Fh, 11h, 12h)
- 6.12 PCM Clock Mode (Address 16h)
- 7. Filter Response Plots
- Figure 24. Single-Speed (fast) Stopband Rejection
- Figure 25. Single-Speed (fast) Transition Band
- Figure 26. Single-Speed (fast) Transition Band (detail)
- Figure 27. Single-Speed (fast) Passband Ripple
- Figure 28. Single-Speed (slow) Stopband Rejection
- Figure 29. Single-Speed (slow) Transition Band
- Figure 30. Single-Speed (slow) Transition Band (detail)
- Figure 31. Single-Speed (slow) Passband Ripple
- Figure 32. Double-Speed (fast) Stopband Rejection
- Figure 33. Double-Speed (fast) Transition Band
- Figure 34. Double-Speed (fast) Transition Band (detail)
- Figure 35. Double-Speed (fast) Passband Ripple
- Figure 36. Double-Speed (slow) Stopband Rejection
- Figure 37. Double-Speed (slow) Transition Band
- Figure 38. Double-Speed (slow) Transition Band (detail)
- Figure 39. Double-Speed (slow) Passband Ripple
- Figure 40. Quad-Speed (fast) Stopband Rejection
- Figure 41. Quad-Speed (fast) Transition Band
- Figure 42. Quad-Speed (fast) Transition Band (detail)
- Figure 43. Quad-Speed (fast) Passband Ripple
- Figure 44. Quad-Speed (slow) Stopband Rejection
- Figure 45. Quad-Speed (slow) Transition Band
- Figure 46. Quad-Speed (slow) Transition Band (detail)
- Figure 47. Quad-Speed (slow) Passband Ripple
- 8. References
- 9. Parameter Definitions
- 10. Package Dimensions
- 11. Ordering Information
- 12. Revision History

2 DS619F1
CS4364
TABLE OF CONTENTS
1. PIN DESCRIPTION................................................................................................................................. 6
2. CHARACTERISTICS AND SPECIFICATIONS...................................................................................... 8
RECOMMENDED OPERATING CONDITIONS .......................................................................................... 8
ABSOLUTE MAXIMUM RATINGS............................................................................................................... 8
DAC ANALOG CHARACTERISTICS........................................................................................................... 9
POWER AND THERMAL CHARACTERISTICS........................................................................................ 10
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE............................................ 11
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE............................................ 12
DSD COMBINED DIGITAL & ON-CHIP ANALOG FILTER RESPONSE .................................................. 12
DIGITAL CHARACTERISTICS .................................................................................................................. 13
SWITCHING CHARACTERISTICS - PCM ................................................................................................ 14
SWITCHING CHARACTERISTICS - DSD.................................................................................................15
SWITCHING CHARACTERISTICS - CONTROL PORT - I²C FORMAT.................................................... 16
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT................................................... 17
3. TYPICAL CONNECTION DIAGRAM .............................................................................................. 18
4. APPLICATIONS ................................................................................................................................... 20
4.1 Master Clock.................................................................................................................................. 20
4.2 Mode Select.................................................................................................................................. 21
4.3 Digital Interface Formats ............................................................................................................... 22
4.3.1 OLM #1 ................................................................................................................................ 23
4.3.2 OLM #2 ................................................................................................................................ 23
4.4 Oversampling Modes..................................................................................................................... 23
4.5 Interpolation Filter.......................................................................................................................... 24
4.6 De-Emphasis ................................................................................................................................. 24
4.7 ATAPI Specification....................................................................................................................... 25
4.8 Direct Stream Digital (DSD) Mode................................................................................................. 25
4.9 Grounding and Power Supply Arrangements ................................................................................ 26
4.9.1 Capacitor Placement............................................................................................................ 26
4.10 Analog Output and Filtering......................................................................................................... 26
4.11 The MUTEC Outputs ................................................................................................................... 27
4.12 Recommended Power-Up Sequence .......................................................................................... 28
4.12.1 Hardware Mode.................................................................................................................. 28
4.12.2 Software Mode................................................................................................................... 28
4.13 Recommended Procedure for Switching Operational Modes...................................................... 29
4.14 Control Port Interface .................................................................................................................. 29
4.14.1 MAP Auto Increment .......................................................................................................... 29
4.14.2 I²C Mode ............................................................................................................................ 29
4.14.3 SPI Mode ........................................................................................................................... 30
4.15 Memory Address Pointer (MAP)................................................................................................. 31
4.15.1 INCR (Auto Map Increment Enable) .................................................................................. 31
4.15.2 MAP4-0 (Memory Address Pointer) ................................................................................... 31
5. REGISTER QUICK REFERENCE ....................................................................................................... 32
6. REGISTER DESCRIPTION .................................................................................................................. 33
6.1 Chip Revision (Address 01h)................................................................................................
......... 33
6.1.1 Part Number ID (PART) [Read Only] ................................................................................... 33
6.1.2 Revision ID (REV) [Read Only]............................................................................................ 33
6.2 Mode Control 1 (Address 02h) ...................................................................................................... 33
6.2.1 Control Port Enable (CPEN) ................................................................................................33
6.2.2 Freeze Controls (FREEZE) ..................................................................................................33
6.2.3 PCM/DSD Selection (DSD/PCM)......................................................................................... 34
6.2.4 DAC Pair Disable (DACx_DIS) ............................................................................................ 34
6.2.5 Power Down (PDN).............................................................................................................. 34