Specifications
CINTERION
®
BGS12 Hardware Interface Description
Contents
52 of 109
Page
BGS12 HID_V00.
915
Confidential / Released
2019
-
01
-
07
3.12 I
2
S Interface
BGS12 offers a I2S interface with 4 lines. These signals are shared with IISDO, IISLRCK,
IISDI, IISCLK pads.
Normal I2S master mode supports:
•
16 bits word, linear.
•
Mono interface.
•
Sample:<I2S_sample_rate>parameter.
•
I
2
S runs in normal I
2
S – long alignment mode.
•
I
2
S word alignment signal always runs at the <I2S_sample_rate> and synchronizes 2
channel (timeslots on word alignment high, word alignment low).
•
I
2
S transmit data is composed of 16 bit words, dual mono (the words are written on both
channels). Data are in 2’s complement notation. MSB is transmitted first. The bits are
written on I
2
S clock rising or falling edge (configurable).
•
I2S receive data is read as 16 bit words, mono (words are read only on the timeslot with
WA high). Data is read in 2’s complement notation. MSB is read first. The bits are read on
the I
2
S clock edge opposite to I
2
S transmit data writing edge (configurable).
•
I
2
S clock frequency is 16 bits x 2 channels x <I2S_sample_rate>.
•
MSB can be 1 bit delayed or non-delayed on I
2
S word alignment edge.
•
I
2
S transmit data can change on rising or falling edge of I
2
S clock signal.
•
I
2
S receive data are read on the opposite front of I
2
S clock signal.
3.13 GPIO Interface
BGS12 offers a GPIO interface with 6 GPIO lines. Some GPIO lines are shared with other
interfaces, such as I
2
C interface (see Section 3.14), Status LED (see Section 3.16), and the
jamming indicator (see Section 3.15). All functions are controlled by dedicated AT
commands.
The following table shows the configuration variants of the GPIO pads. All variants are mutually
exclusive, i.e. a pad configured as GPIO is locked for alternative use.
Table 15: GPIO assignment
GPIO I2C Status LED
Voltage
domain
GPIO5
Status LED VDIG(=2.8V)
GPIO6
Jamming
indicator
VDIG(=2.8V)
GPIO7
VDIG(=2.8V)
GPIO8
VDIG(=2.8V)
GPIO9 I2CCLK
VDIG(=2.8V)
GPIO10 I2CDAT
VDIG(=2.8V)
Each GPIO line can be configured for use as input or output. The default function is reserved in
present software, the GPIO related AT commands will be developed in the future, please pay attention
to the newest released note.










