User manual

DSM tutorials
In order to guarantee the write enable is active only when the data and address are valid, the operation
must be performed over three clock cycles. As illustrated in the following timing diagram:
HANDEL-C RAM WRITE
This example implements the write operation over three clock cycles to achieve complete flexibility over
the system clock frequency.
www.celoxica.com
Page 37