Data Sheet

3
TCK
TDO
TDI/TMS
2
4
1
1a 1b
AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
www.ti.com
SPRS717F OCTOBER 2011REVISED APRIL 2013
5.8 JTAG Electrical Data and Timing
Table 5-71. Timing Requirements for JTAG
(see Figure 5-70)
OPP100 OPP50
NO. UNIT
MIN MAX MIN MAX
1 t
c(TCK)
Cycle time, TCK 81.5 104.5 ns
1a t
w(TCKH)
Pulse duration, TCK high (40% of t
c
) 32.6 41.8 ns
1b t
w(TCKL)
Pulse duration, TCK low (40% of t
c
) 32.6 41.8 ns
t
su(TDI-TCKH)
Input setup time, TDI valid to TCK high 3 3 ns
3
t
su(TMS-TCKH)
Input setup time, TMS valid to TCK high 3 3 ns
t
h(TCKH-TDI)
Input hold time, TDI valid from TCK high 8.05 8.05 ns
4
t
h(TCKH-TMS)
Input hold time, TMS valid from TCK high 8.05 8.05 ns
Table 5-72. Switching Characteristics for JTAG
(see Figure 5-70)
OPP100 OPP50
NO. PARAMETER UNIT
MIN MAX MIN MAX
2 t
d(TCKL-TDO)
Delay time, TCK low to TDO valid 3 27.6 4 36.8 ns
Figure 5-70. JTAG Timing
Copyright © 2011–2013, Texas Instruments Incorporated Peripheral Information and Timings 191
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352