Specifications

Introduction and Specifications
RVP8 User’s Manual
March 2006
1–5
ËËËËË
ËËËËË
ËËËËË
Keyboard
Mouse
Monitor
10/100 BaseT LAN Interface
IFD Fiber Downlink
COAX Uplink
RS232C Antenna Angles
RVP8 Configuration Example: Basic Magnetron System
Triggers
IF Signal
IF Magnetron Burst
DAFCDigital STALO
Optional
Utilities
14-Bit
SBC
RVP8/Rx
S IFD- IF Digitizer installed in the radar receiver cabinet. This can be located up to 100 meters
from the RVP8 main chassis (fiber optic connection). The DAFC (Digital AFC) is an option to
interface to a digitally controlled STALO. Like the RVP7, the RVP8 provides full AFC with
burst pulse auto-tracking.
S RVP8/Rx- The digital receiver collects digitized samples from the IFD and does the processing
to obtain I/Q. It also provides two trigger connections configurable for input or output.
S SBC Card- Single Board Computer with dual SMP processors (PC) running Linux.
The figure above shows a basic magnetron system constructed with an IFD, and two PCI cards.
A standard RS-232 serial input (included with the SBC) is used for obtaining the antenna angles
and the output/input trigger is provided directly from the Rx card. This system has 5 times the
processing power of the fastest version of the previous generation processor (RVP7/Main board
plus 2 RVP7/AUX boards) so that it is capable of performing DFT processing in 2048 rangebins
with advanced algorithms such as random phase 2nd trip echo filtering and recovery.
Example 2: Klystron System with Digital Tx
In this case, the IFD can receive a master clock from the radar system (e.g., the COHO). This
ensures that the entire system is phase locked. As compared to the previous example there are
two additional cards shown in this example: