Datasheet

1
Features
Industry Standard Architecture
Emulates Many 20-Pin PALs
®
Low Cost Easy-to-Use Software Tools
High-Speed Electrically Erasable Programmable Logic Devices
7.5 ns Maximum Pin-to-Pin Delay
Several Power Saving Options
CMOS and TTL Compatible Inputs and Outputs
Input and I/O Pull-Up Resistors
Advanced Flash Technology
Reprogrammable
100% Tested
High Reliability CMOS Process
20 Year Data Retention
100 Erase/Write Cycles
2,000V ESD Protection
200 mA Latchup Immunity
Commercial, and Industrial Temperature Ranges
Dual-in-Line and Surface Mount Packages in Standard Pinouts
Block Diagram
Device I
CC
, Stand-By I
CC
, Active
ATF16V8B 50 mA 55 mA
ATF16V8BQ 35 mA 40 mA
ATF16V8BQL 5 mA 20 mA
Rev. 0364E–07/98
High-
Performance
Flash PLD
ATF16V8B
Pin Configurations
Pin Name Function
CLK Clock
I Logic Inputs
I/O Bidirectional Buffers
OE
Output Enable
V
CC
+5 V Supply
TSSOP Top View
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
I/CLK
I1
I2
I3
I4
I5
I6
I7
I8
GND
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I9/OE
DIP/SOIC PLCC Top View

Summary of content (18 pages)