User Manual
Table Of Contents
- Safety information
- Chapter 1: Product Introduction
- Chapter 2: Hardware Setup
- Chapter 3: BIOS Setup
- 3.1 Managing and updating your BIOS
- 3.2 BIOS setup program
- 3.3 Main menu
- 3.4 Performance Tuning menu
- 3.5 Advanced menu
- 3.5.1 Trusted Computing
- 3.5.2 PSP Firmware Versions
- 3.5.3 Redfish Host Interface Settings
- 3.5.4 AMD CBS
- 3.5.5 APM Configuration
- 3.5.6 Onboard LAN Configuration
- 3.5.7 Serial Port Console Redirection
- 3.5.8 CPU Configuration
- 3.5.9 PCI Subsystem Settings
- 3.5.10 USB Configuration
- 3.5.11 Network Stack Configuration
- 3.5.12 CSM Configuration
- 3.5.13 NVMe Configuration
- 3.5.14 AMD Mem Configuration Status
- 3.5.15 Third-party UEFI driver configurations
- 3.6 Chipset menu
- 3.7 Security menu
- 3.8 Boot menu
- 3.9 Tool menu
- 3.10 Event Logs menu
- 3.11 Server Mgmt menu
- 3.12 Exit menu
- Chapter 4: Driver Installation
- Appendix
3-25
ASUS ESC N4A-E11
TwrwrSc [Auto]
Specifies the Write to Write turnaround timing in the same chipselect.
Configuration options: [Auto] [1 Clk] [2 Clk] [3 Clk] [4 Clk] [5 Clk] [6 Clk]
[7 Clk] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk]
[0Fh Clk]
TwrwrSd [Auto]
Specifies the Write to Write turnaround timing in the same DIMM.
Configuration options: [Auto] [1 Clk] [2 Clk] [3 Clk] [4 Clk] [5 Clk] [6 Clk]
[7 Clk] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk]
[0Fh Clk]
TwrwrDd [Auto]
Specifies the Write to Write turnaround timing in a different DIMM.
Configuration options: [Auto] [1 Clk] [2 Clk] [3 Clk] [4 Clk] [5 Clk] [6 Clk]
[7 Clk] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk]
[0Fh Clk]
TrdrdSc [Auto]
Specifies the Read to Read turnaround timing in the same chipselect.
Configuration options: [Auto] [1 Clk] [2 Clk] [3 Clk] [4 Clk] [5 Clk] [6 Clk]
[7 Clk] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk]
[0Fh Clk]
TrdrdSd [Auto]
Specifies the Read to Read turnaround timing in the same DIMM.
Configuration options: [Auto] [1 Clk] [2 Clk] [3 Clk] [4 Clk] [5 Clk] [6 Clk]
[7 Clk] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk]
[0Fh Clk]
TrdrdDd [Auto]
Specifies the Read to Read turnaround timing in a different DIMM.
Configuration options: [Auto] [1 Clk] [2 Clk] [3 Clk] [4 Clk] [5 Clk] [6 Clk]
[7 Clk] [8 Clk] [9 Clk] [0Ah Clk] [0Bh Clk] [0Ch Clk] [0Dh Clk] [0Eh Clk]
[0Fh Clk]
ProcODT [Auto]
Specifies the Processor ODT.
Configuration options: [Auto] [High Impedance] [480 ohm] [240 ohm]
[160 ohm] [120 ohm] [96 ohm] [80 ohm] [68.6 ohm] [60 ohm] [53.3 ohm]
[48 ohm] [43.6 ohm] [40 ohm] [36.9 ohm] [34.3 ohm] [32 ohm] [30 ohm]
[28.2 ohm]
DRAM Controller Configuration
DRAM Power Options
Power Down Enable [Auto]
Allows you to enable or disable power down mode.
Configuration options: [Disabled] [Enabled] [Auto]
Power Down Entry Delay [BB8]
Allows you to specify value at UMC::CH::DramTiming17 [19:8]
PwrDownDly.
SubUrgRefLowerBound [4]
Specifies the stored refresh limit required to enter sub-urgent refresh
mode. Constraint: SubUrgRefLowerBound <= UrgRefLimit. Valid value:
6-1
UrgRefLimit [6]
Specifies the stored refresh limit required to enter urgent refresh mode.
Constraint: SubUrgRefLowerBound <= UrgRefLimit. Valid value: 6-1