User Manual

78
4.1 Watchdog Timer implementation
The Watchdog Timer used in this Embedded Computer is the POST
Watchdog Timer. The Watchdog Timer circuit is in SuperIO and can be
controlled by the BIOS setup menu through the system BIOS for dierent
boot phases.
Please refer to the table below for more details on the implementation of
the Watchdog Timer.
Watchdog Timer Implementation Default Timeout
POST Watchdog Timer
This Watchdog Timer is for recovering
the system from crashes during BIOS
takeover to OS.
NOTE: The default setting for the
BIOS item is set to enabled.
The timeout value is
determined by the
BIOS settings.
*OS Watchdog Timer
No implementation. User needs to
write software in OS to keep updating
the watchdog timer to prevent it from
timing out. The application is executed
on payload.
NOTE: Please
refer to the section
Watchdog Timer Programming
for more information.
N/A