User Manual

50
English
e time window in which four activates are allowed the same rank.
CAS Write Latency (tCWL)
Congure CAS Write Latency.
Third Timing
tREFI
Congure refresh cycles at an average periodic interval.
tCKE
Congure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
Turn Around Timing
tRDRD_sg
Congure between module read to read delay.
tRDRD_dg
Congure between module read to read delay.
tRDRD_dr
Congure between module read to read delay.
tRDRD_dd
Congure between module read to read delay.
tRDWR_sg
Congure between module read to write delay.
tRDWR_dg
Congure between module read to write delay.
tRDWR_dr
Congure between module read to write delay.
tRDWR_dd
Congure between module read to write delay.
tWRRD_sg
Congure between module write to read delay.