Installation guide

75
English
Fatal1ty Z97M Killer Series
e number of clocks between the last valid write operation and the next read
command to the same internal bank.
Read to Precharge (tRTP)
e number of clocks that are inserted between a read command to a row pre-
charge command to the same rank.
Four Activate Window (tFAW)
e time window in which four activates are allowed the same rank.
CAS Write Latency (tCWL)
Congure CAS Write Latency.
tREFI
Congure refresh cycles at an average periodic interval.
tCKE
Congure the period of time the DDR3 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tRDRD
Congure between module read to read delay.
tRDRDDR
Congure between module read to read delay from dierent ranks.
tRDRDDD
Use this to change DRAM tRWSR Auto/Manual settings. e default is [Auto].
tWRRD
Congure between module write to read delay.
tWRRDDR
Congure between module write to read delay from dierent ranks.
tWRRDDD
Use this to change DRAM tRRSR Auto/Manual settings. e default is [Auto].
Congure between module write to read delay from dierent DIMMs.
tWRWR
Congure between module write to write delay.