Specifications

Standard Initialization Sequence for Hercules Microcontrollers

www.ti.com

flashWREG->FMAC = 0x00000000; // Select flash bank0

flashWREG->FBAC |= 0x0000FF00; // Select 255 * 16 HCLK cycles as the bank0 AGP

The Flash pump access control register 1 (FPAC1) is shown in Figure 14 and described in Table 8.

Figure 14. Flash Pump Access Control Register 1 (FPAC1) Address = 0xFFF87048

31 27 26 16

Reserved PSLEEP[10:0]

R-0 R/WP-0x64

15 1 0

PUMP

Reserved

PWR

R-0 RWP-1

LEGEND: R = Read in all modes; WP = Write in priviledged mode only; -n = value after reset

Table 8. Flash Pump Access Control Register 1 (FPAC1) Field Descriptions

Bit Field Value Description

31-27 Reserved 0 Reserved

26-16 PSLEEP Configures the time that the Flash pump takes for transitioning from the sleep state to the standby

state. This is specified in terms of 2 * HCLK cycles. Please check the specific part's datasheet to

identify the minimum time required for the Flash pump to switch from the sleep state to the standby

state.

15-1 Reserved 0 Reserved

0 PUMPPWR Defines whether the Flash pump falls back into sleep mode, or remains active.

flashWREG->FPAC1 = 0x00640000; // PSLEEP = 100 * 2 HCLK cycles,

// Pump fall-back state = SLEEP

The Flash pump access control register 2 is shown in Figure 15 and described in Table 9.

Figure 15. Flash Pump Access Control Register 2 (FPAC2) Address = 0xFFF8704C

31 16

Reserved

R-0

15 0

PAGP[15:0]

R/WP-0

LEGEND: R = Read in all modes; WP = Write in priviledged mode only; -n = value after reset

Table 9. Flash Pump Access Control Register 2 (FPAC2) Field Descriptions

Bit Field Value Description

31-16 Reserved 0 Reserved

15-0 PAGP Defines the active grace period for the Flash charge pump. This defines the starting count for a

down counter. An access to the Flash memory reloads this counter with the selected PAGP value.

After the last access to Flash memory, the down counter delays the Flash pump’s entry to the

selected fall-back mode by 0 to 65536 * 16 HCLK cycles.

Initialization of Hercules™ ARM

Cortex™-R4F Microcontrollers SPNA106– September 2011

Submit Documentation Feedback