Datasheet

ARM
©
dual timer module (SP804) RM0352
48/138 DocID024647 Rev 1
Figure 5 shows a simplified block diagram of the module.
Figure 5. Simplified block diagram
1. In Figure 5 test logic is not shown for clarity.
8.1.3 Programmable parameters
The following dual timer module parameters are programmable:
Free running, periodic, or one-shot timer modes
32-bit or 16-bit timer operation
Prescaler divider of 1, 16, or 256
Interrupt generation enable and disable
Interrupt masking.
8.2 Functional overview
This section describes the dual timer module (SP804) operation. It contains the following
parts:
Overview
Functional description
8.2.1 Overview
This section gives a basic overview of the dual timer module operation. See Section 8.2.2:
Functional description for a full description of the dual timer module functionality.
7LPHU IUHH UXQQLQJ FRXQWHU
3UHVFDOHU ELWGRZQFRXQW
HU
/RDGUHJLVWHUYDOXH
5HJLVWHUEDFNJURXQGORDG
5HJLVWHUFRQWURO UHJ LVWHU
5DZLQWHUUXSWVWDWXV UHJLVWHU
0DVNHGLQWHUUXSWVWDWXV UHJLVWHU
,QWHUUXSWFOHDUUHJLVWHU

7LPHU IUHH UXQQLQJFRXQWHU
3UHVFDOHU ELWGRZQFRXQW
HU
/RDGUHJLVWHUYDOXH
5HJLVWHUEDFNJURXQGORDG
5HJLVWHUFRQWURO UHJLVWHU
5DZLQWHUUXSWVWDWXV UHJLVWHU
0DVNHGLQWHUUXSWVWDWXV UHJLVWHU
,QWHUUXSWFOHDUUHJLVWHU

$0%$$3%

VLJQDOV
$0%$ $3% L Q W HU I DF H
,'UHJLVWHUV
,QWHJUDWLRQWHVWUHJLVWHUV
7,0,17
7,0&/.
7,0&/.(1
7,0,17&
7,0,17
7,0&/.(1
$0