Diagram

Analog
Communication
Timer
Extra Features
Debug
This work is licensed under the Creative Commons
Attribution-ShareAlike 4.0 International License. To view
a copy of this license, visit http://creativecommons.
org/licenses/by-sa/4.0/ or send a letter to Creative
Commons, PO Box 1866, Mountain View, CA 94042, USA.
Ground
Power
LED
Internal Pin
SWD Pin
Digital Pin
Analog Pin
Other Pin
Microcontroller’s Port
Default
High Density Connector
STORE.ARDUINO.CC/PORTENTA-H7
WARNING Total output current sourced by
sum of all I/Os and control pins is 140 mA
WARNING Output current sunk by any
I/O and control pin is 20 mA
WARNING Total output current sunk by
sum of all I/Os and control pins is 140 mA
Last update: 23/03/2020
ADC3_INN15/ADC3_INP16
ADC1_INP3/ADC2_INP3
ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11
ADC1_INP18/ADC2_INP18/DAC1_OUT1
ADC1_INN4/ADC1_INP8/ADC2_INN4/ADC2_INP8
ADC1_INP14/ADC2_INP14
ADC1_INP15/ADC2_INP15
OPAMP1_VOUT
OPAMP1_VINM/OPAMP1_VINM0
OPAMP1_VINM/OPAMP1_VINM0
COMP1_INM
COMP1_OUT
DFSDM1_CKIN1
DFSDM1_DATIN1
DFSDM1_CKIN7
DFSDM1_DATIN7
DFSDM1_DATIN1
DFSDM1_CKIN1
DFSDM1_CKIN2
DFSDM1_DATIN2
ADC/DAC
USB3320C
LAN8742ai
COMPARATOROPAMPDFSDM
TIM2_CH1/TIM2_ETR/TIM8_CH1N
TIM17_BKIN/TIM3_CH2
TIM1_CH1N
TIM1_BKIN/TIM1_BKIN-COMP1/TIM1_BKIN-COMP2
TIM2_CH4
TIM2_CH3
TIM1_CH3/TIM3_CH4/TIM8_CH3N
TIM15_CH2/TIM2_CH4/TIM5_CH4
TIM14_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N
TIM15_CH1/TIM2_CH3/TIM5_CH3
TIM15_CH1N/TIM2_CH2/TIM5_CH2
HRTIM_EEV7
HRTIM_EEV8
HRTIM_CHB1
HRTIM_EEV1
HRTIM_CHC2
TIMER
HRTIM
(high resolution
timer)
LPTIM2_OUT
LPTIM2_ETR
LPTIM2_IN1
LPTIM5_OUT
LPTIM1_IN2
LPTIM1_OUT
LPTIM1_IN1
LPTIM4_OUT
LPTIM3_OUT
LPTIM
(low power
timer)
2
NXT
PH4
31
DIR
PI11
29
STPSTP
PC0
1
CLKOUT
PA5
13
D7
PB5
10
D6
PB13
9
D5
PB12
7
D4
PB11
6
D3
PB10
5
D2
PB1
4
D1
PB2
3
D0
PA3
26
REFCLK
PH0-OSC_IN
(
PH0
)
27
RESETB
21
VBAT
22
VBUS
19
DM
18
DP
23
ID
16
TXEN
PG11
17
TXD0
PG13
18
TXD1
PG12
8
RXD0
PC4
7
RXD1
PC5
11
CRS_DV
PA7
13
MDC MDC
PC1
12
MDIO
PA2
15
nRST
PJ15
14
nINT
PA1
5
XTAL1/CLKIN
21
TXP
20
TXN
23
RXP
22
RXN
2
LED1
3
LED2
USB3320C
LAN8742ai
NXT
CLKOUT
D7
D6
D5
D4
D3
D2
D1
D0
TXEN
TXD0
TXD1
RXD0
RXD1
CRS_DV
MDIO
nINT
ADC1_INN10/ADC1_INP11/ADC2_INN10/
ADC2_INP11/ADC3_INN10/ADC3_INP11
DFSDM1_CKIN0/
DFSDM1_DATIN4
ADC1_INN11/ADC1_INP12/ADC2_INN11/
ADC2_INP12/ADC3_INN11/ADC3_INP12
DFSDM1_CKIN4/
DFSDM1_DATIN0