Diagram

Analog
Communication
Timer
Extra Features
Debug
This work is licensed under the Creative Commons
Attribution-ShareAlike 4.0 International License. To view
a copy of this license, visit http://creativecommons.
org/licenses/by-sa/4.0/ or send a letter to Creative
Commons, PO Box 1866, Mountain View, CA 94042, USA.
Ground
Power
LED
Internal Pin
SWD Pin
Digital Pin
Analog Pin
Other Pin
Microcontroller’s Port
Default
High Density Connector
STORE.ARDUINO.CC/PORTENTA-H7
WARNING Total output current sourced by
sum of all I/Os and control pins is 140 mA
WARNING Output current sunk by any
I/O and control pin is 20 mA
WARNING Total output current sunk by
sum of all I/Os and control pins is 140 mA
Last update: 23/03/2020
FMC_SDCKE0
FMC_SDNWE
FMC_A20
FMC_A21
FMC_CLK
FMC_A22
FMC_D4 /FMC_DA4
FMC_D5 /FMC_DA5
FMC_D11/FMC_DA11
LTDC (video)
DSIHOST
(video)
SAI
(audio - interface)
FMC
(flexible memory
controller)
SPDIFRX
(audio - microphone)RCC (clock)SYS (clock)
SAI1_SD-B /SAI4_SD-B
SAI1_SCK-B/SAI4_SCK-B
SAI1_FS-B /SAI4_FS-B
SPDIFRX1_IN0
DSIHOST_TE
RCC_OSC32-IN
RCC_OSC32-OUT
SYS_WKUP2
SYS_TRGIN
DCMI (video)
DCMI_D2
DCMI_D2
LTDC_B2/LTDC_G3
LTDC_B1/LTDC_B4
LTDC_B2
LTDC_B3
LTDC_B0/LTDC_G3
LTDC_R2
LTDC_HSYNC
LTDC_R2
LBEE5KL1DX (U9B - 9A)
CRYPTO
2
RX
PA15
(
JTDI
)
3
TX
PF6
4
CTS
PF8
5
RTS
PF9
24
DATA0
PC8
26
DATA1
PC9
23
DATA2
PC10
25
DATA3
PC11
20
CLK
PC12
22
CMD
PD2
38
BT_WAKE_H
PJ13
39
BT_WAKE_D
PJ14
27
WL_WAKE_H
PJ15
14
BT_ON
PJ12
28
WL_ON
PJ1
9
SDA
PB7
10
SCL
PB6
11
ENA
PI12
1
STANDBY
PH1-OSC_OUT
(
PH1
)
PH1-OSC_OUT
(
PH1
)
1
STANDBY
BLE
OSCEN
LBEE5KL1DX (U9B - 9A)
CRYPTO
TX
CTS
RTS
DATA0
DATA1
DATA2
DATA3
CLK
CMD
BT_WAKE_H
BT_WAKE_D
WL_WAKE_H
BT_ON
WL_ON
SDA
ENA
BLE
DC6011H12A-025
DC6011H12A-027