Diagram

Analog
Communication
Timer
Extra Features
Debug
This work is licensed under the Creative Commons
Attribution-ShareAlike 4.0 International License. To view
a copy of this license, visit http://creativecommons.
org/licenses/by-sa/4.0/ or send a letter to Creative
Commons, PO Box 1866, Mountain View, CA 94042, USA.
Ground
Power
LED
Internal Pin
SWD Pin
Digital Pin
Analog Pin
Other Pin
Microcontroller’s Port
Default
High Density Connector
STORE.ARDUINO.CC/PORTENTA-H7
WARNING Total output current sourced by
sum of all I/Os and control pins is 140 mA
WARNING Output current sunk by any
I/O and control pin is 20 mA
WARNING Total output current sunk by
sum of all I/Os and control pins is 140 mA
Last update: 23/03/2020
I2S1_WS/I2S3_WS
I2C3_SDA/I2S_CKIN
I2S3_CK
I2S3_SDI
I2S3_SDO
I2C1_SDA/I2C4_SDA
I2C1_SCL/I2C4_SCL
SPI1_NSS/SPI3_NSS/SPI6_NSS
SPI5_NSS
SPI5_MISO
SPI5_MOSI
SPI3_SCK
SPI3_MISO
SPI3_MOSI
UART4_DE/UART4_RTS/UART7_TX
UART7_RX
UART7_DE/UART7_RTS
UART7_CTS
UART5_DE/UART5_RTS/USART6_CK
UART5_CTS
UART4_TX/USART3_TX
UART4_RX/USART3_RX
UART5_TX/USART3_CK
UART5_RX
USART1_RX
UART5_TX/USART1_TX
LPUART1_RX
LPUART1_TX
I2C/I2SSPIQUAD-SPISDMMC (SPI)UART/USART
LPUART
(UART
low power)
FDCAN
(can bus)
SDMMC1_D0
SDMMC1_D1
SDMMC1_D2
SDMMC1_D3
SDMMC1_CK
SDMMC1_CMD
SDMMC1_D4/SDMMC2_D4
FDCAN1_RX
FDCAN1_TX
QUADSPI_CLK
QUADSPI_BK1-NCS
LBEE5KL1DX (U9B - 9A)
CRYPTO
2
RX
PA15
(
JTDI
)
3
TX
PF6
4
CTS
PF8
5
RTS
PF9
24
DATA0
PC8
26
DATA1
PC9
23
DATA2
PC10
25
DATA3
PC11
20
CLK
PC12
22
CMD
PD2
38
BT_WAKE_H
PJ13
39
BT_WAKE_D
PJ14
27
WL_WAKE_H
PJ15
14
BT_ON
PJ12
28
WL_ON
PJ1
9
SDA
PB7
10
SCL
PB6
11
ENA
PI12
1
STANDBY
PH1-OSC_OUT
(
PH1
)
PH1-OSC_OUT
(
PH1
)
1
STANDBY
BLE
OSCEN
LBEE5KL1DX (U9B - 9A)
CRYPTO
RX
TX
CTS
RTS
DATA0
DATA1
DATA2
DATA3
CLK
CMD
SDA
SCL
BLE
DC6011H12A-025
DC6011H12A-027