Datasheet

Table Of Contents
IMX219PQH5-C
50
4-1-6 CSI-2 Embedded Data Line
The value of the 2-wire serial communication configuration register can be output at the start of the frame. The
E-wire serial communication Register Map.
The Embedded data line is output in the two lines following the sync code FS.
Fig. 24 Frame Format during Embedded Data Line Output
The output method differs according to the data format.
In RAW10 mode, dummy bytes are inserted after outputting 4 bytes of data and tags.
Fig. 25 Embedded data lines alignment in RAW8 mode
RAW10 mode Simplified 2-Byte Tagged Data Format
Packet Header
0A
Tag
Data
Tag
55
Data
Tag
Data
07
55
Packet Footer
07
55
07
07
55h Dummy Bytes
55h Dummy Bytes
Data Format Code
Padding Characters
Fig. 26 Detailed Embedded Data Line Output in RAW10 Output Mode
FS
FE
Pixels
(effective pixels)
Packet
Header
Packet
Footer
Embedded Data LinesPH
PF
RAW8 (top 8bit, 10b-8b compress) mode Simplified 2-Byte Tagged Data Format
Packet Header 0A Tag Data Tag Data Tag Data Tag Data 07 07 07 07 Packet Footer07
Data Format Code
Padding Characters