Datasheet

Table Of Contents
80a3e031 Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT9M001_DS_2.fm - Rev.C 7/05 EN
25 ©2004 Micron Technology, Inc. All rights reserved.
MT9M001 - 1/2-Inch Megapixel Digital Image Sensor
Registers
Still Image Capture with External Synchronization
In continuous mode video image capture, the TRIGGER signal should be held LOW or
“0.” To capture a still image, the sensor must first be put into snapshot mode by pro-
gramming a “1” in register 0x1E, bit 8. In snapshot mode, the sensor waits for a TRIGGER
signal (FRAME_VALID, LINE_VALID signals are LOW, pixel clock signal continues).
When the TRIGGER signal is received (active HIGH), one frame is read out (a TRIGGER
signal can also be achieved by programming a restart—for example, program a “1” to bit
0 of Reg0x0B). The reset, readout timing for that frame will be the same as for a continu-
ous frame with similar register settings; the only difference is that only one frame is read
out. General timing for the snapshot mode is shown in Figure 15.
Figure 15: General Timing for Snapshot Mode
LINE_VALID Signal
By setting bit 9 and 10 of Reg0x20 the line valid signal can get three different output for-
mats. The formats are shown when reading out four rows and two vertical blanking rows
(Figure 16). In the last format, the LINE_VALID signal is the XOR between the continu-
ously LINE_VALID signal and the FRAME_VALID signal.
Figure 16: Different LINE_VALID Formats
TRIGGER
Reset Row 1
Reset Row
Reset Row x
STROBE
Readout
MAX strobe length (all rows integrating)
MIN strobe length (1 row time)
Default
FRAME_VALID
LINE_VALID
Continuously
FRAME_VALID
LINE_VALID
XOR
FRAME_VALID
LINE_VALID
元器件交易网www.cecb2b.com