Datasheet-1
Table Of Contents
- 1/3-Inch Wide-VGA CMOS Digital Image Sensor
- Features
- Applications
- Ordering Information
- Table of Contents
- List of Figures
- List of Tables
- General Description
- Ball Descriptions
- Pixel Data Format
- Color Device Limitations
- Output Data Format
- Serial Bus Description
- Two-Wire Serial Interface Sample Read and Write Sequences
- Feature Description
- Operational Modes
- Signal Path
- On-Chip Biases
- Window Control
- Blanking Control
- Pixel Integration Control
- Variable ADC Resolution
- Gain Settings
- Black Level Calibration
- Row-wise Noise Correction
- Automatic Gain Control and Automatic Exposure Control
- Pixel Clock Speed
- Hard Reset of Logic
- Soft Reset of Logic
- STANDBY Control
- Monitor Mode Control
- Read Mode Options
- LINE_VALID
- LVDS Serial (Stand-Alone/Stereo) Output
- LVDS Output Format
- Electrical Specifications
- Package Dimensions
- Appendix A – Serial Configurations
- Appendix B – Power-On Reset and Standby Timing
- Revision History
PDF: 3295348826/Source:7478516499 Aptina reserves the right to change products or specifications without notice.
MT9V022_DS - Rev.H 6/10 EN
37 ©2005 Aptina Imaging Corporation. All rights reserved.
MT9V022: 1/3-Inch Wide-VGA Digital Image Sensor
Feature Description
LINE_VALID
By setting bit 2 and 3 of R0x74 the LINE_VALID signal can get three different output
formats. The formats for reading out four rows and two vertical blanking rows are shown
in Figure 33. In the last format, the LINE_VALID signal is the XOR between the contin-
uous LINE_VALID signal and the FRAME_VALID signal.
Figure 33: Different LINE_VALID Formats
LVDS Serial (Stand-Alone/Stereo) Output
The LVDS interface allows for the streaming of sensor data serially to a standard off-the-
shelf deserializer up to five meters away from the sensor. The pixels (and controls) are
packeted—12-bit packets for stand-alone mode and 18-bit packets for stereoscopy
mode. All serial signalling (CLK and data) is LVDS. The LVDS serial output could either
be data from a single sensor (stand-alone) or stream-merged data from two sensors (self
and its stereoscopic slave pair). The appendices describe in detail the topologies for
both stand-alone and stereoscopic modes.
There are two standard deserializers that can be used. One for a stand-alone sensor
stream and the other from a stereoscopic stream. The deserializer attached to a stand-
alone sensor is able to reproduce the standard parallel output (8-bit pixel data,
LINE_VALID, FRAME_VALID and PIXCLK). The deserializer attached to a stereoscopic
sensor is able to reproduce 8-bit pixel data from each sensor (with embedded
LINE_VALID and FRAME_VALID) and pixel-clk. An additional (simple) piece of logic is
required to extract LINE_VALID and FRAME_VALID from the 8-bit pixel data. Irrespec-
tive of the mode (stereoscopy/stand-alone), LINE_VALID and FRAME_VALID are always
embedded in the pixel data.
In stereoscopic mode, the two sensors run in lock-step, implying all state machines are
in the same state at any given time. This is ensured by the sensor-pair getting their sys-
clks and sys-resets in the same instance. Configuration writes through the two-wire
serial interface are done in such a way that both sensors can get their configuration
updates at once. The inter-sensor serial link is designed in such a way that once the slave
PLL locks and the data-dly, shft-clk-dly and stream-latency-sel are configured, the
master sensor streams good stereo content irrespective of any variation voltage and/or
temperature as long as it is within specification. The configuration values of data-dly,
shft-clk-dly and stream-latency-sel are either predetermined from the board-layout or
can be empirically determined by reading back the stereo-error flag. This flag gets
asserted when the two sensor streams are not in sync when merged. The combo_reg is
used for out-of-sync diagnosis.
Default
FRAME_VALID
LINE_VALID
Continuously
FRAME_VALID
LINE_VALID
XOR
FRAME_VALID
LINE_VALID