Datasheet

Table Of Contents
PDF: 09005aef8202ec2e/Source: 09005aef8202ebf7 Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT9D111__6_REV5.fm - Rev. B 2/06 EN
124 ©2004 Micron Technology, Inc. All rights reserved.
MT9D111 - 1/3.2-Inch 2-Megapixel SOC Digital Image Sensor
Feature Description
Micron Confidential and Proprietary
Window Control
Window Start
The row and column start address of the displayed image can be set by R0x01:0 (Row
Start) and R0x02:0 (Column Start).
Window Size
The size of the sensor core image is controlled by R0x03:1 (Row Width) and R0x04:0 (Col-
umn Width). The default image size is 1,600 columns and 1,200 rows (UXGA).
The window start and size registers can be used to change the number of columns in the
image from 17 through 1,632 and the number of rows from 2 through 1,216. The dis-
played image size is controlled by the output and crop variables in the mode (ID=7)
driver.
Pixel Border
When bits R0x20:0[9:8] are both set, a 4-pixel border is added around the specified
image. This border can be used as extra pixels for image processing algorithms. The bor-
der is independent of the readout mode, which means that even in skip, zoom, and bin-
ning modes, a 4-pixel border is output in the image. When enabled, the row and column
widths are 8 pixels larger than the values programmed in R0x03:0 and R0x04:0. If the
border is enabled but not shown in the image (R32[9:8] = 01), the horizontal blanking
and vertical blanking values are 8 pixels larger than the values programmed in the blank-
ing registers.
Readout Modes
Readout Speeds and Power Savings
The sensor core has two ADCs to convert the pixel values to digital data. Because the
ADCs run at half the master clock frequency, it is possible to achieve a data rate equal to
the master clock frequency. By turning off one of the ADCs, the power consumption of
the sensor is reduced. The pixel clock is then reduced by a factor of two.
In R0x20:0 or R0x21:0, bit 10 chooses between the two modes:
0: Use both ADCs and read out at the set pixel clock frequency (R0x0A:0[3:0])
1: Use 1 ADC and read out at half the set pixel clock frequency (R0x0A:0[3:0])
This can be used, for instance, when the camera is in preview mode. To make the transi-
tions between two sensor settings easier, some simple context switching is described in
Context Switching” on page 129.
Column Mirror Image
By setting R0x20:0[1] = 1 (R0x21:0 in context A), the readout order of the columns are
reversed as shown in Figure 20. The starting color is preserved when mirroring the col-
umns.
Row Mirror Image
By setting R0x20:0[0] = 1 (R0x21:0 in context A), the readout order of the rows are
reversed as shown in Figure 21. The starting color is preserved when mirroring the rows.