User guide

Arch Meter Corporation PS1000 Ver1.2
PS1000Rev. 1.2 May 2006
64/ 67
www.archmeter.com
Top Side
97 P1.3 I/O 8051 P1 I/O port1 bit 3(TxD1)
98 P1.4 I/O 8051 P1 I/O port1 bit 4(RxD2)
99 P1.5 I/O 8051 P1 I/O port1 bit 5(TxD2)
100 P1.6 I/O 8051 P1 I/O port2 bit 6
101 P1.7 I/O 8051 P1 I/O port2 bit 7
102 P2.0 I/O 8051 P2 I/O port2 bit 0
103 P2.1 I/O 8051 P2 I/O port2 bit 1
104 P2.2 I/O 8051 P2 I/O port2 bit 2
105 P2.3 I/O 8051 P2 I/O port2 bit 3
106 P2.4 I/O 8051 P2 I/O port2 bit 4
107 VCCIO Power (3.3V) 3.3V I/O Power supply
108 P2.5 I/O 8051 P2 I/O port2 bit 5
109 SCL I/O I2C clock
110 SDA I/O I2C Address/Data
111 GNDIO/GNDK Ground Ground
112 P2.6 I/O 8051 P2 I/O port2 bit 6
113 SI I SPI SI input
114 P2.7 I/O 8051 P2 I/O port2 bit 7
115 P3.0 I/O 8051 P3 I/O port3 bit 0(RxD0)
116 P3.1 I/O 8051 P3 I/O port3 bit 1(TxD0)
117 P3.2 I/O 8051 P3 I/O port3 bit 2
118 PSEN(P3.4) I/O 8051 PSEN control pin (opt for P3.4)
119 P3.3(P3.5) I/O 8051 P3 I/O port bit 3(opt for P3.5)
120 ALE I/O 8051 ALE control signal
121 SPICS O SPI CS control signal
122 VCCIO Power (3.3V) 3.3V I/O Power supply
123 VCCK Power(2.5V) Crystal power supply (2.5V)
124 FSX I/O SSP FSX
125 DX I/O SSP DX
126 CLK I/O SSP CLK
127 DR O SSP DR
128 FSR O SSP FSR