User`s manual

- 60 -
BIOS
5.3.2 South Bridge
TPT Devices
DMI Link ASPM Control
PCI-Exp, High Priority Port
High Precision Timer
SLP_S4 Assertion Width
The control of Active State Power Management on both NB side and SB
side of the DMI Link.
Select a PCI Express High Priority Port.
Enable/Disable the High Precision Event Timer.
Select a minimum assertion width of the SLP_S4# signal.