User Guide
Table Of Contents
- Mk73LE-N / MK73LE-V
- Hardware Installation
- JP14 Clear CMOS Data
- CPU Installation
- JP21 Adjust FSB/PCI Clock
- CPU Jumper-less Design
- Setting CPU Core Voltage
- CPU and Housing Fan Connector(With H/W Monitoring)
- DIMM Socket
- How to install memory module
- Front Panel Connector
- ATX Power Connector
- AC Power Auto Recovery
- IDE and Floppy Connector
- IrDA Connector
- WOM (Zero Voltage Wake on Modem) Connector
- WOL (Wake on LAN)
- CNR Expansion Slot
- Support Realtek 10/100 Mbps LAN onboard (MX73LE-N Only)
- JP13 LAN Enable / Disable Select Jumper (MX73LE-N Only)
- PC99 Color Coded Back Panel
- COM2 Connector
- Support 2nd USB Port
- CD Audio Connector
- Modem Audio Connector
- AUX-IN Connector
- Front Audio Connector
- GPO (General Purpose Output) Connector
- Battery-less and Long Life Design
- Over-current Protection
- Hardware Monitoring
- Resettable Fuse
- Low ESR Capacitor
- Layout (Frequency Isolation Wall)
- Driver and Utility
- Autorun Menu from Bonus CD Disc
- Installing Windows 95
- Installing Windows 98
- Installing Windows 98 SE, Windows ME & Windows2000
- Installing VIA 4 in 1 Driver
- Installing Onboard Sound Driver
- Installing Onboard AGP Driver
- Installing LAN Driver (MK73LE-N Only)
- Installing Hardware Monitoring Utility
- ACPI Suspend to Hard Drive
- ACPI Suspend to RAM (STR)
- AWARD BIOS
- Overclocking
- Glossary
- AC97
- ACPI (Advanced Configuration & Power Interface)
- AGP (Accelerated Graphic Port)
- AMR (Audio/Modem Riser)
- AOpen Bonus Pack CD
- APM (Advanced Power Management)
- ATA (AT Attachment)
- ATA/66
- ATA/100
- BIOS (Basic Input/Output System)
- Bus Master IDE (DMA mode)
- CNR (Communication and Networking Riser)
- CODEC (Coding and Decoding)
- DIMM (Dual In Line Memory Module)
- ECC (Error Checking and Correction)
- EDO (Extended Data Output) Memory
- EEPROM (Electronic Erasable Programmable ROM)
- EPROM (Erasable Programmable ROM)
- EV6 Bus
- FCC DoC (Declaration of Conformity)
- FC-PGA (Flip Chip-Pin Grid Array)
- Flash ROM
- FSB (Front Side Bus) Clock
- I2C Bus
- IEEE 1394
- Parity Bit
- PBSRAM (Pipelined Burst SRAM)
- PC-100 DIMM
- PC-133 DIMM
- PCI (Peripheral Component Interface) Bus
- PDF Format
- PnP (Plug and Play)
- POST (Power-On Self Test)
- RDRAM (Rambus DRAM)
- RIMM (Rambus Inline Memory Module)
- SDRAM (Synchronous DRAM)
- Shadow E2PROM
- SIMM (Single In Line Memory Module)
- SMBus (System Management Bus)
- SPD (Serial Presence Detect)
- UltraATA
- USB (Universal Serial Bus)
- VCM (Virtual Channel Memory)
- ZIP file
- Troubleshooting
- Technical Support
- Product Registration

M
M
K
K
7
7
3
3
L
L
E
E
-
-
N
N
/
/
M
M
K
K
7
7
3
3
L
L
E
E
-
-
V
V
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
I
I
2
2
C
C
B
B
u
u
s
s
See SMBus.
I
I
E
E
E
E
E
E
1
1
3
3
9
9
4
4
IEEE 1394 is a low-cost digital interface originated by Apple Computer as a desktop LAN and developed by the IEEE 1394
working group. The IEEE 1394 can transport data at 100, 200 or 400 Mbps. One of the solutions to connect digital television
devices together at 200 Mbps. Serial Bus Management provides overall configuration control of the serial bus in the form of
optimizing arbitration timing, guarantee of adequate electrical power for all devices on the bus, assignment of isochronous
channel ID, and notification of errors. There are two type of IEEE 1394 data transfer: asynchronous and isochronous.
Asynchronous transport is the traditional computer memory-mapped, load and store interface. Data requests are sent to a
specific address and an acknowledgment is returned. In addition to an architecture that scales with silicon technology, IEEE
1394 features a unique isochronous data channel interface. Isochronous data channels provide guaranteed data transport at a
pre-determined rate. This is especially important for time-critical multimedia data where just-in-time delivery eliminates the need
for costly buffering.
P
P
a
a
r
r
i
i
t
t
y
y
B
B
i
i
t
t
The parity mode uses 1 parity bit for each byte, normally it is even parity mode, that is, each time the memory data is updated,
parity bit will be adjusted to have even count "1" for each byte. When next time, if memory is read with odd number of "1", the
parity error is occurred and this is called single bit error detection.
97










