Specifications
Table Of Contents
- AX45-8X Max
- What¡¦s in this manual
- You Must Notice
- Before You Start
- Overview
- Feature Highlight
- CPU
- Chipset
- Expansion Slots
- Memory
- Watch Dog Timer
- 1MHz Stepping Frequency Adjustment
- Ultra DMA 33/66/100/133 Bus Mater IDE
- On-board AC¡¦97 Sound
- Six USB2.0 Ports
- Dr. LED (Upgrade Optional)
- AGP Protection Technology
- Dr. Voice
- S/PDIF Connectors
- On-board IEEE 1394 Connectors
- Power Management/Plug and Play
- Hardware Monitoring Management
- Enhanced ACPI
- Super Multi-I/O
- Quick Installation Procedure
- Motherboard Map
- Block Diagram
- Hardware Installation
- About ¡§User Upgrade Optional¡¨ and ¡§Manufacture Upgrade Optional
- JP14 Clear CMOS Data
- CPU Installation
- CPU Jumper-less Design
- Full-range Adjustable CPU Core Voltage
- CPU and System Fan Connector (with H/W Monitoring)
- JP27 / JP28 Keyboard/Mouse Wake-up Jumper
- DIMM Sockets
- DDR 266(PC2100) and DDR 333(PC2700)
- JP29 DDR Voltage Jumper
- Front Panel Connector
- ATX Power Connector
- AC Power Auto Recovery
- STBY LED
- IDE and Floppy Connector
- ATA/133 Supported
- IrDA Connector
- Support AGP 8X (Accelerated Graphic Port) Expansion Slot
- AGP Protection Technology and AGP LED
- WOM (Zero Voltage Wake on Modem) Connector
- WOM by External BOX Modem
- WOM by Internal Modem Card
- WOL (Wake on LAN) Connector
- Support 10/100 Mbps LAN onboard
- CNR (Communication and Network Riser) Expansion Slot
- Colored Back Panel
- Support 2nd USB 2.0 Port
- Onboard IEEE 1394 Connectors
- Chassis Intrusion Connector
- CD Audio Connector
- AUX-IN Connector
- Game Port Bracket Supported
- Front Audio Connector
- S/PDIF (Sony/Philips Digital Interface) Connector
- Super 5.1 Channel Audio Effect
- Dr. LED Connector (User Upgrade Optional)
- JP15/JP16 Dr. Voice Language Select Jumpers
- JP1 Buzzer and JP2 Speaker Enable/Disable Jumpers
- Battery-less and Long Life Design
- Over-current Protection
- Hardware Monitoring
- Resettable Fuse
- 3300£gF Low ESR Capacitor
- Layout (Frequency Isolation Wall)
- Enlarged Aluminum Heatsink
- Vivid BIOS technology
- Driver and Utility
- AWARD BIOS
- Overclocking
- Glossary
- AC97
- ACPI (Advanced Configuration & Power Interface)
- AGP (Accelerated Graphic Port)
- AMR (Audio/Modem Riser)
- AOpen Bonus Pack CD
- APM (Advanced Power Management)
- ATA (AT Attachment)
- ATA/66
- ATA/100
- ATA/133
- BIOS (Basic Input/Output System)
- Bus Master IDE (DMA mode)
- CNR (Communication and Networking Riser)
- CODEC (Coding and Decoding)
- DDR (Double Data Rated) SDRAM
- DIMM (Dual In Line Memory Module)
- DMA (Direct Memory Access)
- ECC (Error Checking and Correction)
- EDO (Extended Data Output) Memory
- EEPROM (Electronic Erasable Programmable ROM)
- EPROM (Erasable Programmable ROM)
- EV6 Bus
- FCC DoC (Declaration of Conformity)
- FC-PGA (Flip Chip-Pin Grid Array)
- Flash ROM
- FSB (Front Side Bus) Clock
- I2C Bus
- IEEE 1394
- Parity Bit
- PBSRAM (Pipelined Burst SRAM)
- PC-100 DIMM
- PC-133 DIMM
- PC-1600, PC-2100 or PC-2700 DDR DRAM
- PCI (Peripheral Component Interface) Bus
- PDF Format
- PnP (Plug and Play)
- POST (Power-On Self Test)
- RDRAM (Rambus DRAM)
- RIMM (Rambus Inline Memory Module)
- SDRAM (Synchronous DRAM)
- Shadow E2PROM
- SIMM (Single In Line Memory Module)
- SMBus (System Management Bus)
- SPD (Serial Presence Detect)
- Ultra DMA
- USB (Universal Serial Bus)
- USB2.0 (Universal Serial Bus)
- VCM (Virtual Channel Memory)
- ZIP file
- Troubleshooting
- Technical Support
- Product Registration
- How to Contact Us

108
A
A
X
X
4
4
5
5
-
-
8
8
X
X
M
M
a
a
x
x
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
F
F
S
S
B
B
(
(
F
F
r
r
o
o
n
n
t
t
S
S
i
i
d
d
e
e
B
B
u
u
s
s
)
)
C
C
l
l
o
o
c
c
k
k
FSB Clock means CPU external bus clock.
CPU internal clock = CPU FSB Clock x CPU Clock Ratio
I
I
2
2
C
C
B
B
u
u
s
s
See SMBus.
I
I
E
E
E
E
E
E
1
1
3
3
9
9
4
4
IEEE 1394 is a low-cost digital interface originated by Apple Computer as a desktop LAN and developed by the IEEE 1394 working group.
The IEEE 1394 can transport data at 100, 200 or 400 Mbps. One of the solutions to connect digital television devices together at 200 Mbps.
Serial Bus Management provides overall configuration control of the serial bus in the form of optimizing arbitration timing, guarantee of
adequate electrical power for all devices on the bus, assignment of isochronous channel ID, and notification of errors. There are two type of
IEEE 1394 data transfer: asynchronous and isochronous. Asynchronous transport is the traditional computer memory-mapped, load and
store interface. Data requests are sent to a specific address and an acknowledgment is returned. In addition to an architecture that scales
with silicon technology, IEEE 1394 features a unique isochronous data channel interface. Isochronous data channels provide guaranteed
data transport at a pre-determined rate. This is especially important for time-critical multimedia data where just-in-time delivery eliminates
the need for costly buffering.