Specifications
Table Of Contents
- AX45-8X Max
- What¡¦s in this manual
- You Must Notice
- Before You Start
- Overview
- Feature Highlight
- CPU
- Chipset
- Expansion Slots
- Memory
- Watch Dog Timer
- 1MHz Stepping Frequency Adjustment
- Ultra DMA 33/66/100/133 Bus Mater IDE
- On-board AC¡¦97 Sound
- Six USB2.0 Ports
- Dr. LED (Upgrade Optional)
- AGP Protection Technology
- Dr. Voice
- S/PDIF Connectors
- On-board IEEE 1394 Connectors
- Power Management/Plug and Play
- Hardware Monitoring Management
- Enhanced ACPI
- Super Multi-I/O
- Quick Installation Procedure
- Motherboard Map
- Block Diagram
- Hardware Installation
- About ¡§User Upgrade Optional¡¨ and ¡§Manufacture Upgrade Optional
- JP14 Clear CMOS Data
- CPU Installation
- CPU Jumper-less Design
- Full-range Adjustable CPU Core Voltage
- CPU and System Fan Connector (with H/W Monitoring)
- JP27 / JP28 Keyboard/Mouse Wake-up Jumper
- DIMM Sockets
- DDR 266(PC2100) and DDR 333(PC2700)
- JP29 DDR Voltage Jumper
- Front Panel Connector
- ATX Power Connector
- AC Power Auto Recovery
- STBY LED
- IDE and Floppy Connector
- ATA/133 Supported
- IrDA Connector
- Support AGP 8X (Accelerated Graphic Port) Expansion Slot
- AGP Protection Technology and AGP LED
- WOM (Zero Voltage Wake on Modem) Connector
- WOM by External BOX Modem
- WOM by Internal Modem Card
- WOL (Wake on LAN) Connector
- Support 10/100 Mbps LAN onboard
- CNR (Communication and Network Riser) Expansion Slot
- Colored Back Panel
- Support 2nd USB 2.0 Port
- Onboard IEEE 1394 Connectors
- Chassis Intrusion Connector
- CD Audio Connector
- AUX-IN Connector
- Game Port Bracket Supported
- Front Audio Connector
- S/PDIF (Sony/Philips Digital Interface) Connector
- Super 5.1 Channel Audio Effect
- Dr. LED Connector (User Upgrade Optional)
- JP15/JP16 Dr. Voice Language Select Jumpers
- JP1 Buzzer and JP2 Speaker Enable/Disable Jumpers
- Battery-less and Long Life Design
- Over-current Protection
- Hardware Monitoring
- Resettable Fuse
- 3300£gF Low ESR Capacitor
- Layout (Frequency Isolation Wall)
- Enlarged Aluminum Heatsink
- Vivid BIOS technology
- Driver and Utility
- AWARD BIOS
- Overclocking
- Glossary
- AC97
- ACPI (Advanced Configuration & Power Interface)
- AGP (Accelerated Graphic Port)
- AMR (Audio/Modem Riser)
- AOpen Bonus Pack CD
- APM (Advanced Power Management)
- ATA (AT Attachment)
- ATA/66
- ATA/100
- ATA/133
- BIOS (Basic Input/Output System)
- Bus Master IDE (DMA mode)
- CNR (Communication and Networking Riser)
- CODEC (Coding and Decoding)
- DDR (Double Data Rated) SDRAM
- DIMM (Dual In Line Memory Module)
- DMA (Direct Memory Access)
- ECC (Error Checking and Correction)
- EDO (Extended Data Output) Memory
- EEPROM (Electronic Erasable Programmable ROM)
- EPROM (Erasable Programmable ROM)
- EV6 Bus
- FCC DoC (Declaration of Conformity)
- FC-PGA (Flip Chip-Pin Grid Array)
- Flash ROM
- FSB (Front Side Bus) Clock
- I2C Bus
- IEEE 1394
- Parity Bit
- PBSRAM (Pipelined Burst SRAM)
- PC-100 DIMM
- PC-133 DIMM
- PC-1600, PC-2100 or PC-2700 DDR DRAM
- PCI (Peripheral Component Interface) Bus
- PDF Format
- PnP (Plug and Play)
- POST (Power-On Self Test)
- RDRAM (Rambus DRAM)
- RIMM (Rambus Inline Memory Module)
- SDRAM (Synchronous DRAM)
- Shadow E2PROM
- SIMM (Single In Line Memory Module)
- SMBus (System Management Bus)
- SPD (Serial Presence Detect)
- Ultra DMA
- USB (Universal Serial Bus)
- USB2.0 (Universal Serial Bus)
- VCM (Virtual Channel Memory)
- ZIP file
- Troubleshooting
- Technical Support
- Product Registration
- How to Contact Us

106
A
A
X
X
4
4
5
5
-
-
8
8
X
X
M
M
a
a
x
x
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
D
D
M
M
A
A
(
(
D
D
i
i
r
r
e
e
c
c
t
t
M
M
e
e
m
m
o
o
r
r
y
y
A
A
c
c
c
c
e
e
s
s
s
s
)
)
Channel for communications between the memory and surrounding devices.
E
E
C
C
C
C
(
(
E
E
r
r
r
r
o
o
r
r
C
C
h
h
e
e
c
c
k
k
i
i
n
n
g
g
a
a
n
n
d
d
C
C
o
o
r
r
r
r
e
e
c
c
t
t
i
i
o
o
n
n
)
)
The ECC mode needs 8 ECC bits for 64-bit data. Each time memory is accessed; ECC bits are updated and checked by a special
algorithm. The ECC algorithm has the ability to detect double-bit error and automatically correct single-bit error while parity mode can only
detect single-bit error.
E
E
D
D
O
O
(
(
E
E
x
x
t
t
e
e
n
n
d
d
e
e
d
d
D
D
a
a
t
t
a
a
O
O
u
u
t
t
p
p
u
u
t
t
)
)
M
M
e
e
m
m
o
o
r
r
y
y
The EDO DRAM technology is actually very similar to FPM (Fast Page Mode). Unlike traditional FPM that tri-states the memory output data
to start the pre-charge activity, EDO DRAM holds the memory data valid until the next memory access cycle, that is similar to pipeline effect
and reduces one clock state.
E
E
E
E
P
P
R
R
O
O
M
M
(
(
E
E
l
l
e
e
c
c
t
t
r
r
o
o
n
n
i
i
c
c
E
E
r
r
a
a
s
s
a
a
b
b
l
l
e
e
P
P
r
r
o
o
g
g
r
r
a
a
m
m
m
m
a
a
b
b
l
l
e
e
R
R
O
O
M
M
)
)
Also known as E
2
PROM. Both EEPROM and Flash ROM can be re-programmed by electronic signals, but the interface technology is
different. Size of EEPROM is much smaller than flash ROM.
E
E
P
P
R
R
O
O
M
M
(
(
E
E
r
r
a
a
s
s
a
a
b
b
l
l
e
e
P
P
r
r
o
o
g
g
r
r
a
a
m
m
m
m
a
a
b
b
l
l
e
e
R
R
O
O
M
M
)
)
Traditional motherboard stores BIOS code in EPROM. EPROM can only be erased by ultra-violet (UV) light. If BIOS has to be upgraded,
you need to remove EPROM from motherboard, clear by UV light, re-program, and then insert back.