Datasheet

ManualsBrandsANALOG DEVICES ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller LFCSP 56 VQ (8x8) 8-Bit 16 MHz I/O number 34

Table Of Contents

Features
Applications
Functional Block Diagram
General Description
Revision History
Specifications
- Timing Specifications
Absolute Maximum Ratings
- ESD Caution
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Terminology
- ADC Specifications
- DAC Specifications
Explanation of Typical Performance Plots
Memory Organization
- Flash/EE Program Memory
- Flash/EE Data Memory
- General-Purpose RAM
- External Data Memory (External XRAM)
- Internal XRAM
Special Function Registers (SFRs)
- Accumulator SFR (ACC)
- B SFR (B)
- Stack Pointer (SP and SPH)
- Data Pointer (DPTR)
- Program Status Word (PSW)
- Power Control SFR (PCON)
Special Function Registers
ADC Circuit Information
- General Overview
- ADC Transfer Function
- Typical Operation
- Driving the Analog-to-Digital Converter
- Voltage Reference Connections
- Configuring the ADC
- ADC DMA Mode
  - A Typical DMA Mode Configuration Example
- Micro-Operation During ADC DMA Mode
- ADC Offset and Gain Calibration Coefficients
Calibrating the ADC
Initiating Calibration in Code
Nonvolatile Flash/EE Memory
- Flash/EE Memory Overview
- Flash/EE Memory and the ADuC832
- ADuC832 Flash/EE Memory Reliability
- Using the Flash/EE Program Memory
- Flash/EE Program Memory Security
Using the Flash/EE Data Memory
- ECON—Flash/EE Memory Control SFR
- Example: Programming the Flash/EE Data Memory
- Flash/EE Memory Timing
- ADuC832 Configuration SFR (CFG832)
  - CFG832 (ADuC832 Configuration SFR)
User Interface to Other On-Chip ADuC832 Peripherals
- DAC
  - DACCON (DAC Control Register)
  - DACxH/DACxL (DAC Data Registers)
- Using the DAC
On-Chip PLL
- PLLCON (PLL Control Register)
Pulse-Width Modulator (PWM)
- PWMCON (PWM Control SFR)
PWM Modes of Operation
- Mode 0: PWM Disabled
- Mode 1: Single Variable Resolution PWM
- Mode 2: Twin 8-Bit PWM
- Mode 3: Twin 16-Bit PWM
- Mode 4: Dual NRZ 16-Bit Σ-Δ DAC
- Mode 5: Dual 8-Bit PWM
- Mode 6: Dual RZ 16-Bit Σ-Δ DAC
Serial Peripheral Interface
- MISO (Master Input, Slave Output Data Pin)
- MOSI (Master Output, Slave Input Pin)
- SCLOCK (Serial Clock I/O Pin)
- (Slave Select Input Pin)
  - SPICON (SPI Control Register)
  - SPIDAT (SPI Data Register)
- Using the SPI Interface
- SPI Interface—Master Mode
- SPI Interface—Slave Mode
I2C-Compatible Interface
- I2C Interface SFRs
- Overview
- Software Master Mode
- Hardware Slave Mode
Dual Data Pointers
- DPCON (Data Pointer Control SFR)
  - Notes
Power Supply Monitor
- PSMCON (Power Supply Monitor Control Register )
Watchdog Timer
- Example Write Instruction
Time Interval Counter (TIC)
- TIMECON (TIC Control Register)
- INTVAL (User Time Interval Select Register)
- HTHSEC (Hundredths Seconds Time Register)
- SEC (Seconds Time Register)
- MIN (Minutes Time Register)
- HOUR (Hours Time Register)
8052-Compatible On-Chip Peripherals
- Parallel I/O
- Port 0
- Port 1
- Port 2
- Port 3
- Additional Digital I/O
- Read-Modify-Write Instructions
- Timers/Counters
  - TMOD (Timer/Counter 0 and Timer/Counter 1 Mode Register)
  - TCON (Timer/Counter 0 and Timer/Counter 1 Control Register)
- Timer/Counter 0 and Timer/Counter 1 Data Registers
  - TH0 and TL0
  - TH1 and TL1
Timer/Counter 0 And Timer/Counter 1 Operating Modes
- Mode 0 (13-Bit Timer/Counter)
- Mode 1 (16-Bit Timer/Counter)
- Mode 2 (8-Bit Timer/Counter with Autoreload)
- Mode 3 (Two 8-Bit Timer/Counters)
Timer/Counter 2
- T2CON (Timer/Counter 2 Control Register)
- Timer/Counter 2 Data Registers
  - TH2 and TL2
  - RCAP2H and RCAP2L
- Timer/Counter Operation Modes
  - 16-Bit Autoreload Mode
  - 16-Bit Capture Mode
UART Serial Interface
- SBUF
- SCON (UART Serial Port Control Register)
- Mode 0: 8-Bit Shift Register Mode
- Mode 1: 8-Bit UART, Variable Baud Rate
- Mode 2: 9-Bit UART with Fixed Baud Rate
- Mode 3: 9-Bit UART with Variable Baud Rate
- UART Serial Port Baud Rate Generation
- Timer 1 Generated Baud Rates
- Timer 2 Generated Baud Rates
- Timer 3 Generated Baud Rates
Interrupt System
- IE (Interrupt Enable Register)
- IP (Interrupt Priority Register )
- IEIP2 (Secondary Interrupt Enable Register)
- Interrupt Priority
- Interrupt Vectors
ADuC832 Hardware Design Considerations
- Clock Oscillator
- External Memory Interface
- Power Supplies
- Power Consumption
- Power Saving Modes
- Power-On Reset
- Grounding and Board Layout Recommendations
Other Hardware Considerations
- In-Circuit Serial Download Access
- Embedded Serial Port Debugger
- Single-Pin Emulation Mode
- Typical System Configuration
Development Tools
- QuickStart Development System
  - Download—In-Circuit Serial Downloader
- QuickStart Plus Development System
Outline Dimensions
- Ordering Guide

Data Sheet ADuC832

Rev. B | Page 47 of 92

FLASH/EE PROGRAM MEMORY SECURITY

The ADuC832 facilitates three modes of Flash/EE program

memory security. These modes can be independently activated,

restricting access to the internal code space. These security modes

can be enabled as part of serial download protocol as described

in Technical Note uC004 or via parallel programming. The

security modes available on the ADuC832 are described as

follows.

Lock Mode

This mode locks the code memory, disabling parallel

programming of the program memory. However, reading the

memory in parallel mode and reading the memory via a MOVC

command from external memory is still allowed. This mode is

deactivated by initiating a code-erase command in serial

download or parallel programming modes.

Secure Mode

This mode locks code in memory, disabling parallel programming

(program and verify/read commands) as well as disabling the

execution of a MOVC instruction from external memory, which

attempts to read the op codes from internal memory. Read/write of

internal data Flash/EE from external memory is also disabled. This

mode is deactivated by initiating a code-erase command in serial

download or parallel programming modes.

Serial Safe Mode

This mode disables serial download capability on the device. If

serial safe mode is activated and an attempt is made to reset the

part into serial download mode, that is, RESET asserted and

deasserted with

PSEN

low, the part interprets the serial

download reset as a normal reset only. It therefore does not

enter serial download mode but only executes a normal reset

sequence. Serial safe mode can only be disabled by initiating a

code-erase command in parallel programming mode.