Datasheet

Data Sheet ADuC832
Rev. B | Page 37 of 92
ADCCON2 (ADC Control SFR 2)
SFR Address: D8H
SFR Power-On Default Value: 00H
Bit Addressable: Yes
The ADCCON2 register controls ADC channel selection and
conversion modes as detailed in Table 17.
Table 17. ADCCON2 SFR Bit Designations
Bit Name Description
[7] ADCI
The ADC interrupt bit (ADCI) is set by hardware at the end of a single ADC conversion cycle or at the end of a DMA block
conversion. ADCI is cleared by hardware when the PC vectors to the ADC interrupt service routine. Otherwise, the ADCI bit
should be cleared by user code.
[6] DMA
The DMA mode enable bit (DMA) is set by the user to enable a preconfigured ADC DMA mode of operation. A more
detailed description of this mode is given in the ADC DMA Mode section. The DMA bit is automatically cleared to 0 at the
end of a DMA cycle. Setting this bit causes the ALE output to cease, starting again when DMA is started, and operates
correctly after DMA is complete.
[5] CCONV
The continuous conversion bit (CCONV) is set by the user to initiate the ADC into a continuous mode of conversion. In this
mode, the ADC starts converting based on the timing and channel configuration already set up in the ADCCONx SFRs; the
ADC automatically starts another conversion once a previous conversion has completed.
[4] SCONV
The single conversion bit (SCONV) is set to initiate a single conversion cycle. The SCONV bit is automatically reset to 0 on
completion of the single conversion cycle.
[3:0] CS[3:0]
The channel selection bits (CS[3:0] allow the user to program the ADC channel selection under software control. When a
conversion is initiated, the channel converted is the one selected by these channel selection bits. In DMA mode, the
channel selection is derived from the channel ID written to the external memory.
CS3 CS2 CS1 CS0 Channel Number
0 0 0 0 0
0 0 0 1 1
0 0 1 0 2
0 0 1 1 3
0 1 0 0 4
0
1
0
1
5
0 1 1 0 6
0 1 1 1 7
1 0 0 0 Temperature sensor (requires minimum of 1 μs to acquire)
1 0 0 1 DAC0 (only use with internal DAC output buffer on)
1 0 1 0 DAC1 (only use with internal DAC output buffer on)
1 0 1 1 AGND
1 1 0 0 V
REF
1 1 1 1
DMA stop (place in XRAM location to finish DMA sequence, see the ADC DMA
Mode section)
All other combinations reserved