Datasheet

Data Sheet ADuC7060/ADuC7061
Rev. D | Page 61 of 108
FIQSTA Register
Name: FIQSTA
Address: 0xFFFF0100
Default value: 0x00000000
Access: Read only
PROGRAMMED INTERRUPTS
Because the programmed interrupts are not maskable, they are
controlled by another register (SWICFG) that writes into both
IRQSTA and IRQSIG registers and/or the FIQSTA and FIQSIG
registers at the same time.
SWICFG
SWICFG is a 32-bit register dedicated to software interrupt,
described in Table 66. This MMR allows control of a pro-
grammed source interrupt.
SWICFG Register
Name: SWICFG
Address: 0xFFFF0010
Default value: 0x00000000
Access: Write only
Table 66. SWICFG MMR Bit Designations
Bit Description
31:3 Reserved.
2 Programmed interrupt FIQ. Setting/clearing this bit
corresponds to setting/clearing Bit 1 of FIQSTA and
FIQSIG.
1 Programmed interrupt IRQ. Setting/clearing this bit
corresponds to setting/clearing Bit 1 of IRQSTA and
IRQSIG.
0 Reserved.
Any interrupt signal must be active for at least the minimum
interrupt latency time to be detected by the interrupt controller
and to be detected by the user in the IRQSTA/FIQSTA register.
VECTORED INTERRUPT CONTROLLER (VIC)
Each ADuC706x incorporates an enhanced interrupt control
system or vectored interrupt controller. The vectored interrupt
controller for IRQ interrupt sources is enabled by setting Bit 0
of the IRQCONN register. Similarly, Bit 1 of IRQCONN enables
the vectored interrupt controller for the FIQ interrupt sources.
The vectored interrupt controller provides the following
enhancements to the standard IRQ/FIQ interrupts:
• Vectored interrupts—allows a user to define separate
interrupt service routine addresses for every interrupt
source. This is achieved by using the IRQBASE and
IRQVEC registers.
• IRQ/FIQ interrupts—can be nested up to eight levels
depending on the priority settings. An FIQ still has a
higher priority than an IRQ. Therefore, if the VIC is
enabled for both the FIQ and IRQ and prioritization is
maximized, it is possible to have 16 separate interrupt
levels.
• Programmable interrupt priorities—using the IRQP0 to
IRQP2 registers, an interrupt source can be assigned an
interrupt priority level value from 0 to 7.
VIC MMRS
IRQBASE
The vector base register, IRQBASE, is used to point to the start
address of memory used to store 32 pointer addresses. These
pointer addresses are the addresses of the individual interrupt
service routines.
IRQBASE Register
Name: IRQBASE
Address: 0xFFFF0014
Default value: 0x00000000
Access: Read and write
Table 67. IRQBASE MMR Bit Designations
Bit Access Initial Value Description
31:16 Read only Reserved Always read as 0.
15:0 R/W 0 Vector base address.
IRQVEC
The IRQ interrupt vector register, IRQVEC, points to a memory
address containing a pointer to the interrupt service routine of
the currently active IRQ. This register should be read only when
an IRQ occurs and IRQ interrupt nesting has been enabled by
setting Bit 0 of the IRQCONN register.
IRQVEC Register
Name: IRQVEC
Address: 0xFFFF001C
Default value: 0x00000000
Access: Read only