Datasheet

ManualsBrandsANALOG DEVICES ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller LQFP 48 (7x7) 16/32-Bit 10 MHz I/O number 14

Table Of Contents

Features
Applications
General Description
Revision History
Functional Block Diagram
Specifications
- Electrical Specifications
- Timing Specifications
  - I2C Timing
  - SPI Timing
Absolute Maximum Ratings
- ESD Caution
Pin Configurations and Function Descriptions
Terminology
Overview of the ARM7TDMI Core
- Thumb Mode (T)
- Multiplier (M)
- EmbeddedICE (I)
  - ARM7 Exceptions
- ARM Registers
- Interrupt Latency
- Memory Organization
- Flash/EE Control Interface
- Memory Mapped Registers
- Complete MMR Listing
- Reset
  - RSTSTA Register
  - RSTCLR Register
Oscillator, PLL, and Power Control
- Clocking System
  - External Crystal Selection
  - External Clock Selection
- Power Control System
  - Power and Clock Control Registers
ADC Circuit Information
- Reference Sources
- Diagnostic Current Sources
- Sinc3 Filter
- ADC Chopping
- Programmable Gain Amplifier
- Excitation Sources
- ADC Low Power Mode
- ADC Comparator and Accumulator
- Temperature Sensor
- ADC MMR Interface
- Example Application Circuits
DAC Peripherals
- DAC
  - Op Amp Mode
- MMR Interface
  - DAC0CON Register
  - DAC0DAT Register
- Using the DAC
Nonvolatile Flash/EE Memory
- Flash/EE Memory Reliability
- Programming
  - Serial Downloading (In-Circuit Programming)
  - JTAG Access
Processor Reference Peripherals
- Interrupt System
- IRQ
- Fast Interrupt Request (FIQ)
- Programmed Interrupts
  - SWICFG
    - SWICFG Register
- Vectored Interrupt Controller (VIC)
- VIC MMRs
Timers
- HR:MIN:SEC: 1/128 Format
- Timer0
- Timer1 or Wake-Up Timer
- Timer2 or Watchdog Timer
- Timer3
Pulse-Width Modulator
- Pulse-Width Modulator General Overview
UART Serial Interface
- Baud Rate Generation
  - Normal 450 UART Baud Rate Generation
  - ADuC706x Fractional Divider
- UART Register Definitions
I2C
- Configuring External Pins for I2C Functionality
- Serial Clock Generation
- I2C Bus Addresses
  - Slave Mode
  - Master Mode
- I2C Registers
Serial Peripheral Interface
- MISO (Master In, Slave Out) Pin
- MOSI (Master Out, Slave In) Pin
- SCLK (Serial Clock I/O) Pin
- Slave Select (P0.0/) Input Pin
- Configuring External Pins for SPI Functionality
- SPI Registers
General-Purpose I/O
- GPxCON Registers
- GPxDAT Registers
- GPxSET Registers
- GPxCLR Registers
- GPxPAR Registers
  - GP0CON1 Control Registers
Hardware Design Considerations
- Power Supplies
Outline Dimensions
- Ordering Guide

ADuC7060/ADuC7061 Data Sheet

Rev. D | Page 46 of 108

Auxiliary ADC Control Register

Name: ADC1CON

Address: 0xFFFF0510

Default value: 0x0000

Access: Read and write

Function: The auxiliary ADC control MMR is a 16-bit register.

Table 44. ADC1CON MMR Bit Designations

Bit Name Description

15 ADC1EN Auxiliary channel ADC enable.

This bit is set to 1 by user code to enable the auxiliary ADC.

Clearing this bit to 0 powers down the auxiliary ADC.

14:13 ADC1DIAG[1:0] Diagnostic current source enable bits. This is the same current source as that used on ADC0DIAG[1:0]. The

ADCs cannot enable the diagnostic current sources at the same time.

[00]= current sources off.

[01] = enables a 50 μA current source on selected positive input (for example, ADC2).

[10] = enables a 50 μ A current source on selected negative input (for example, ADC3).

[11] = enables a 50 μ A current source on both selected inputs (for example, ADC2 and ADC3).

12 HIGHEXTREF1 This bit must be set high if the external reference for ADC1 exceeds 1.35 V. This results in the reference

source being divided by 2.

Clear this bit when using the internal reference or an external reference of less than 1.35 V.

11 ADC1CODE Auxiliary channel ADC output coding.

This bit is set to 1 by user code to configure auxiliary ADC output coding as unipolar.

This bit is cleared to 0 by user code to configure auxiliary ADC output coding as twos complement.

10:7 ADC1CH[3:0] Auxiliary channel ADC input select. Note: Single-ended channels are selected with respect to ADC5. Bias

ADC5 to a minimum level of 0.1 V.

[0000] = ADC2/ADC3 (differential mode).

[0001] = ADC4/ADC5 (differential mode).

[0010] = ADC6/ADC7 (differential mode).

[0011] = ADC8/ADC9 (differential mode).

[0100] = ADC2/ADC5 (single-ended mode).

[0101] = ADC3/ADC5 (single-ended mode).

[0110] = ADC4/ADC5 (single-ended mode).

[0111] = ADC6/ADC5 (single-ended mode).

[1000] = ADC7/ADC5 (single-ended mode).

[1001] = ADC8/ADC5 (single-ended mode).

[1010] = ADC9/ADC5 (single-ended mode).

[1011] = internal temperature sensor+/internal temperature sensor−.

[1100] = VREF+, VREF−. Note: This is the reference selected by the ADC1REF bits.

[1101] = DAC_OUT/AGND.

[1110] = undefined.

[1111] = internal short to ADC3.