Datasheet

Data Sheet ADuC7060/ADuC7061
Rev. D | Page 43 of 108
ADC Interrupt Mask Register
Name: ADCMSKI
Address: 0xFFFF0504
Default value: 0x0000
Access: Read and write
Function: This register allows the ADC interrupt sources to be enabled individually. The bit positions in this register are the
same as the lower eight bits in the ADCSTA MMR. If a bit is set by user code to 1, the respective interrupt is enabled.
By default, all bits are 0, meaning all ADC interrupt sources are disabled.
Table 41. ADCMSKI MMR Bit Designations
Bit Name Description
7 Not used. This bit is reserved for future functionality and should not be monitored by user code.
6 ADC0ATHEX_INTEN ADC0 accumulator comparator threshold exceeded interrupt enable bit.
When set to 1, this bit enables an interrupt when the ADC0ATHEX bit in the ADCSTA register is set.
When this bit is cleared, this interrupt source is disabled.
5 Not used. This bit is reserved for future functionality and should not be monitored by user code.
4 ADC0THEX_INTEN Primary channel ADC comparator threshold exceeded interrupt enable bit.
When set to 1, this bit enables an interrupt when the ADC0THEX bit in the ADCSTA register is set.
When this bit is cleared, this interrupt source is disabled.
3 ADC0OVR_INTEN When set to 1, this bit enables an interrupt when the ADC0OVR bit in the ADCSTA register is set.
When this bit is cleared, this interrupt source is disabled.
2 Not used. This bit is reserved for future functionality and should not be monitored by user code.
1 ADC1RDY_INTEN Auxiliary ADC result ready bit.
When set to 1, this bit enables an interrupt when the ADC1RDY bit in the ADCSTA register is set.
When this bit is cleared, this interrupt source is disabled.
0 ADC0RDY_INTEN Primary ADC result ready bit.
When set to 1, this bit enables an interrupt when the ADC0RDY bit in the ADCSTA register is set.
When this bit is cleared, this interrupt source is disabled.
ADC Mode Register
Name: ADCMDE
Address: 0xFFFF0508
Default value: 0x03
Access: Read and write
Function: The ADC mode MMR is an 8-bit register that configures the mode of operation of the ADC subsystem.
Table 42. ADCMDE MMR Bit Designations
Bit Name Description
7 ADCCLKSEL Set this bit to 1 to enable ADCCLK = 512 kHz. This bit should be set for normal ADC operation.
Clear this bit to enable ADCCLK = 131 kHz. This bit should be cleared for low power ADC operation.
6 Not used. This bit is reserved for future functionality and should not be monitored by user code.
5 ADCLPMEN Enable low power mode. This bit has no effect if ADCMDE[4:3] = 00 (ADC is in normal mode).
This bit must be set to 1 in low power mode.
Clearing this bit in low power mode results in erratic ADC results.