Datasheet

ADuC7033
Rev. B | Page 91 of 140
GPIO Port1 Control Register
Name: GP1CON
Address: 0xFFFF0D04
Default Value: 0x10000000
Access: Read/write
Function: The 32-bit MMR selects the pin function for each Port1 pin.
Table 60. GP1CON MMR Bit Designations
Bit Description
31 to 5 Reserved. These bits are reserved and should be written as 0 by user code.
4 GPIO_6 Function Select Bit.
Cleared by user code to 0 to configure the GPIO_6 pin as a general-purpose I/O (GPIO) pin.
Set to 1 by user code to configure the GPIO_6 pin as TxD, transmit data for UART serial port.
3 to 1 Reserved. These bits are reserved and should be written as 0 by user code.
0 GPIO_5 Function Select Bit.
Cleared by user code to 0 to configure the GPIO_5 pin as a general-purpose I/O (GPIO) pin.
Set by user code to 1 to configure the GPIO_5 RxD, receive data for UART serial port.
GPIO Port2 Control Register
Name: GP2CON
Address: 0xFFFF0D08
Default Value: 0x01000000
Access: Read/write
Function: The 32-bit MMR selects the pin function for each Port2 pin.
Table 61. GP2CON MMR Bit Designations
Bit Description
31 to 25 Reserved. These bits are reserved and should be written as 0 by user code.
24 GPIO_13 Function Select Bit.
Set to 1 by user code to route the STI data output to the STI pin.
If this bit is cleared to 0 by user code, then the STI data is not to be routed to the external STI pin even if the STI interface
is enabled correctly.
23 to 21 Reserved. These bits are reserved and should be written as 0 by user code.
20 GPIO_12 Function Select Bit.
Cleared to 0 by user code to route the LIN/BSD transmit data to an internal general-purpose I/O (GPIO_12) pad that can
then be written via the GP2DAT MMR. This configuration is used in BSD mode to allow user code to write output data to
the BSD interface, and it can also be used to support diagnostic write capability to the high voltage I/O pins (see
HVCFG1[2:0]).
Set to 1 by user code to route the UART TxD (transmit data) to the LIN/BSD data pin. This configuration is used in LIN mode.
19 to 17 Reserved. These bits are reserved and should be written as 0 by user code.
16 GPIO_11 Function Select Bit.
Cleared to 0 by user code to internally disable the LIN/BSD input data path. In this configuration, GPIO_11 is used to
support diagnostic readback on all external high voltage I/O pins (see HVCFG1[2:0]).
Set to 1 by user code to route input data from the LIN/BSD interface to both the LIN/BSD hardware timing/synchronization
logic and to the UART RxD (receive data). This mode must be configured by user code when using LIN or BSD modes.
15 to 5 Reserved. These bits are reserved and should be written as 0 by user code.